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The explosive growth of the wireless market has increased the demand for low-
cost, highly-integrated CMOS wireless transceivers. However, the implementation of 
CMOS RF power amplifiers remains a formidable challenge. The objective of this 
research is to demonstrate the feasibility of CMOS RF power amplifiers by compensating 
for the RF performance disadvantages of CMOS technology. This dissertation proposes a 
parallel-combining transformer (PCT) as an impedance-matching and output-combining 
network. The results of a comprehensive analysis show that the PCT is a suitable solution 
for watt-level output power generation in cellular applications. To achieve high output 
power and high efficiency, the work presented here entailed the design of a class-E 
switching power amplifier in a 0.18-μm CMOS technology for GSM applications and, 
with the suggested power amplifier design technique, successfully demonstrated a fully-
integrated RF front-end consisting of a power amplifier and an antenna switch. This 
dissertation also proposed an efficiency enhancement technique at power back-off. In an 
effort to save current in the power back-off while satisfying the EVM requirements, a 
class-AB linear power amplifier was implemented in a 0.18-μm CMOS technology for 
WLAN and WiMAX applications using a PCT as well as an operation class shift between 
class-A and class-B. Thus, the research in this dissertation provides low-cost CMOS RF 










Since the explosive growth of the wireless market took place in the late 1990s, just a 
decade ago, the top priority for manufacturers of mobile terminals has been to maximize 
their profits by lowering the cost of mobile terminals. However, to meet the demand for 
low-cost terminals in the ever-competitive wireless market, manufacturers must be able 
to facilitate their production of components to shorten the time to market. In the early era 
of mobile terminals, engineers spent a considerable amount of time assembling and 
matching components in the signal path to minimize loss. However, as the functions of 
wireless communication have proliferated and diversified, mobile terminal manufacturers 
are calling for easier solutions for modular integration, such as display, audio, and 
communication, in order to save time under pressure. As the wireless market trend 
continues to accelerate, integrated circuit (IC) manufacturers are taking on the burden of 
realizing modular functionality by attempting to provide a ready-made solution for cell-
phone and wireless terminal designers.  
Accordingly, the inevitable task and ultimate goal of the modern wireless 
communication industry is the full integration of digital, analog, and even radio 
frequency (RF) functions. To this end, the industry has devoted great effort to designing 
wireless terminals using a common semiconductor process that utilizes a single chip; thus, 
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true single-chip radio is now within the grasp of manufacturers. To date, the most 
successful solution for such demands has been complementary metal oxide 
semiconductor (CMOS) technology, thanks to its cost-effective material and great 
versatility.  
Lower 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚  and 𝑓𝑓𝑇𝑇  of CMOS devices are not serious problems at the frequencies 
used by cellular applications. However, because of the intrinsic drawbacks of standard 
CMOS processes from the RF perspective, several obstacles, especially low quality factor 
(Q) passive structures and lossy substrate [1] and low breakdown voltage of active 
devices [2], are hindering the realization of a fully-integrated CMOS radio. Thus, the 
implementation of CMOS RF front-ends, such as an RF switch [3] or a RF power 
amplifier (PA) [4], remains a challenging task. Accordingly, most commercial products 




Figure 1. A block diagram of a direct-conversion transceiver  and its processes 
 
Today, the various demands from consumers have stoked the development of 
multiple standards. For example, global system for mobile communications (GSM), code 
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division multiple access (CDMA), and wideband CDMA (WCDMA) are now used for 
voice and relatively low data rate communications while local wireless area networks 
(WLANs) and worldwide interoperability for microwave access (WiMAX) mainly target 
high data rate communications with varying mobility. The typical output power levels of 
PAs for some wireless applications are listed in Table 1 and shown in Figure 2 along with 
their data rates. While many standards require different average output powers due to 
peak-to-average power ratio (PAPR), the general peak output power requirement for 
wireless communications is usually 30 dBm to 35 dBm as indicated in Figure 2. Due to 
the poor linearity performance of CMOS devices, satisfying the key specifications of 
commercial RF PA products (high output power, high efficiency, and high linearity) with 
CMOS devices poses a great challenge and even a greater one for emerging wireless 
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Power  (dBm) 
Modulation 
Cellular 
GSM850 824-849 35 GMSK 
E-GSM900 880-915 35 GMSK 
DCS1800 1710-1785 33 GMSK 
PCS1900 1850-1910 33 GMSK 





WCDMA (UMTS) 1920-1980 27 HPSK 
WLAN 
IEEE 802.11b 2400-2484 16-20 PSK-CCK 
IEEE 802.11a 5150-5350 14-20 OFDM 
IEEE 802.11g 2400-2484 16-20 OFDM 
WiMAX 
IEEE 802.16d/e 2300-2700 22-25 OFDM 
IEEE 802.16d/e 3300-3700 22-25 OFDM 




The difficulties of CMOS RF PAs have already been described in the previous 
section and will be revisited in Chapter III. From a purely performance-oriented 
standpoint, CMOS technologies are not a good solution. However, they follow an 
aggressive down-scaling roadmap, shown in Figure 3, that is unbeatable when compared 
to any other semiconductor technology; hence, the integrability and versatility of CMOS 
technologies will be welcomed for a long time down the road. Narrowing down the focus 
to the cost of PAs, CMOS technologies would be the cheapest among other candidates 
such as III-V HBT, III-V PHEMT, SiGe HBT, and Si-MOSFET technologies, as shown 
in Figure 4. Thus, it seems inevitable that both customers and manufacturers will choose 
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CMOS technologies over all others, as it represents a win-win strategy, depicted in 
Figure 5 [5].  
 
 




Figure 4. Cost advantages of CMOS technologies over  other  semiconductor  technologies for  PA 






































Figure 5. Benefits of CMOS PAs in cellular  mar kets 
 
Currently, the atmosphere is ideal for an RF CMOS PA in the wireless market. One 
caveat, however, is how to achieve comparable performance using CMOS in 
implementing a PA. Therefore, in serious consideration of the implementation of CMOS 
RF PAs, this research will introduce and discuss various efforts at determining good PA 
solutions for their commercial application in wireless communications.  
 
1.3. Organization of the Thesis 
Based on the aforementioned technological background and motivation, the purpose 
of this work is to exploit CMOS technologies for developing RF PAs for current and 
future wireless communications as illustrated in Figure 6. In this work, research on a 
power-combining transformer technique is proposed for a fully-integrated switching PA 
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that achieves both high output power and high efficiency for constant envelope 
communication. In addition, the analysis for power back-off efficiency is executed for the 
design of a fully-integrated linear PA that achieves both high output power and high 
efficiency in linear operation for non-constant envelope high data rate communication. 
The final and ultimate goal of this research is to identify the critical characteristics of an 
RF PA for high data rate communications: high output power, high efficiency, and high 









































Figure 6. Outline of this research 
 
Chapter 1 contains an introduction to the wireless market and current trends, the 
requirements of RF PAs, and the motivation for this work. To provide some background, 
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Chapter 2 presents an explanation of the basic definitions of RF PAs for wireless 
communications and describes the key quantities, wireless standards, and measurement 
methods. Chapter 3 presents CMOS technology and its shortcomings from an RF PA 
design standpoint, and the information presented in this chapter serves as a basis for 
several PA designs discussed and illustrated in the following chapters. Chapter 4 presents 
a new power-combining method using a monolithic transformer for PA and the design of 
class-E PAs and an RF front-end design, and Chapter 5 introduces a CMOS linear PA for 
high data rate communications with an analysis of power back-off efficiency. Finally, 
Chapter 6 summarizes and concludes the work in this dissertation, and posits research 
trends for the future.   
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CHAPTER 2    






Before advancing to the topic of CMOS RF PA, this dissertation will present an 
overview of PAs, which will serve as a guideline for the remainder of this research. A 
prerequisite for the design of PAs is a thorough understanding of the meaning and the 
significance of their key characteristics, such as output power, gain, efficiency, linearity, 
harmonic, stability, and so on. However, the complicated nature of these characteristics, 
particularly linearity, often hampers designers in their efforts to realize an efficient linear 
PA. Thus, the quantitative measures of linearity must first be understood. More 
importantly, for high data rate digital communications, such quantities, used to represent 
popular digital standards such as GSM, WCDMA, WLAN, and WiMAX must be known 
from the first phase of PA design.  
Section 2.2 introduces the key characteristics of RF PAs such as output power, gain, 
efficiency, linearity, and other specifications, and Section 2.3 briefly summarizes several 
popular wireless standards from the PA standpoint. Section 2.4 then lists the general 
design procedures, and Section 2.5 lists the general measurement setups for various PA 




2.2. Characteristics of RF Power Amplifiers 
The characteristics of RF PAs differ according to various standards. Once a PA is 
given, however, common specification parameters are used to evaluate its performance. 
The key specification items and their meanings follow.  
 
2.2.1. Output Power, Gain, and Efficiency 
2.2.1.1. Output Power 
Output power is the most important design aspect of a PA. In one sense, if the PA 
generates low output power, it loses its identity, making it hard to define. When a supply 
voltage is given as a fixed value, only the amount of current that provides a required 
output power can be a design parameter. Assuming a normal output load with resistance, 













Transducer Gain (GT) = POUT / PAVS
Power Gain (GP) = POUT / PIN









In RF applications, the power level, usually defined as dBm, has a decibel value on a 
reference of 0.001 Watt (0 dBm). Assuming a general RF block with 50-Ohm 
terminations for the input and output, the voltage level can be derived. For a 30 dBm PA 
with 0 dBm input power (a gain of 30 dB), the peak-to-peak voltage swing for the input 
and output are 0.632 V and 20 V, respectively. Since an air-interface is not easily defined 
as fixed impedance, using a power interpretation instead of a voltage interpretation is 
preferable. Moreover, a link budget for a communication should be defined as a unit of 
power for the calculation of the dynamic range [2, 6].  
 
2.2.1.2. Gain 
The gain of the PA in Figure 7 can be defined as follows. Using the definitions given 
in the figure,  
Transducer Gain (𝐺𝐺𝑇𝑇) =
𝑃𝑃𝑂𝑂𝑂𝑂𝑇𝑇
𝑃𝑃𝐴𝐴𝑉𝑉𝐴𝐴
,                                                   (2.2) 
Power Gain (𝐺𝐺𝑃𝑃) =
𝑃𝑃𝑂𝑂𝑂𝑂𝑇𝑇
𝑃𝑃𝐼𝐼𝐼𝐼
= 𝐺𝐺𝑇𝑇 �1 +
𝑃𝑃𝑅𝑅𝑅𝑅𝑅𝑅𝐴𝐴
𝑃𝑃𝐼𝐼𝐼𝐼
� ,                              (2.3) 
Available Gain (𝐺𝐺𝐴𝐴) =
𝑃𝑃𝐴𝐴𝑉𝑉𝑂𝑂
𝑃𝑃𝐴𝐴𝑉𝑉𝐴𝐴
= 𝐺𝐺𝑇𝑇 �1 +
𝑃𝑃𝑅𝑅𝑅𝑅𝑅𝑅𝑂𝑂
𝑃𝑃𝑂𝑂𝑂𝑂𝑇𝑇
� .                           (2.4) 
In the gain definitions of a PA, the transducer gain of Equation (2.2) is handily used 
for general measurements. The power gain of Equation (2.3) is the gain considering the 
input and output matching conditions. This definition is useful when the matching 
condition is not well optimized and the reflection at the input and load are not negligible, 
which is often observed in source/load-pull tests. If the reflection at the input of the PA is 
eliminated, the definition is the same with the transducer gain. Finally, the available gain 
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of Equation (2.4) is useful for the estimation of the maximum performance assuming 
perfect matching conditions for the input and the load of the PA. In reality, however, this 
gain is not feasible due to the unwanted mismatch in implementation. By ignoring the 
reflection at the output of the PA, the gain can be interpreted as the transducer gain, 
shown in Equation (2.4).  
 
2.2.1.3. Efficiency 
To generate an output power, we need to supply energy that is higher than the 
required output power in advance. Since running a PA requires high current consumption, 
any careless control of the PA may cause power dissipation in the form of heat. While 
this is not a critical issue for fixed terminals, for mobile terminals with limited energy 
supplied by battery, the savings in current consumption would be critical for longer 
battery life and mobility. Thus, the efficiency of PAs is crucial to wireless applications. 
Even for fixed applications such as baseband station PAs, if the efficiency is too low, the 
heat generation by low efficiency may cause a problem with reliability.  
For a typical PA, as shown in Figure 8, efficiency can be defined as the ratio between 
the output power and the sum of all supplied energy into the black box, including the 
input power and the DC supplied power. The most popular and accurate definition of an 









𝑉𝑉𝐷𝐷𝐷𝐷 ∙ (𝐼𝐼𝑃𝑃𝐴𝐴 + 𝐼𝐼𝐷𝐷𝐴𝐴 + 𝐼𝐼𝐵𝐵𝐼𝐼𝐴𝐴𝐴𝐴)











POUT : Output power
PIN : Input power
VDD : Power supply voltage
IPA : Power stage current
IDA : Driver stage current
IBIAS : Output power
Power Added Efficiency (PAE) 
     = (POUT – PIN)/(VDD × (IPA + IDA + IBIAS)) × 100[%]
Drain Efficiency (η)
     = POUT /(VDD × IPA) × 100[%]
 
 
Figure 8. Efficiency calculation of a PA 
 
Other definitions have been used for the same PA: in the case of field effect transistor 
(FET) circuits, it refers to drain efficiency (DE); and in the case of bipolar junction 
transistor (BJT) circuits, it refers to collector efficiency (CE). In this work, which 







                                               (2.6) 
However, confusion may arise from this definition when dealing with a multi-stage 
PA in which more than one driver stage is used to drive the final stage. In some cases, DE 
is simply PAE without input power, but it includes driver current consumption. However, 
it is more intuitive to define DE as Equation (2.6), which includes only the drain bias 
current consumption. For a complete PA, the usage of DE can be misleading, because no 
information of gain is provided. If the gain is low, additional stages, which consume 
additional power, are needed to drive the final stage. Thus, this definition may be useful 
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only for defining the quality of matching conditions for the output, but not for 
representing power consumption used for generating output power.  
 
2.2.2. Linearity 
Linearity of a PA represents a criterion that represents how the quality of a given 
signal is maintained throughout the PA. However, myriad definitions and abbreviations 
for linearity specifications may confuse newcomers to this field who do not know which 
ones to use for characterization of linearity or how to interpret them. Specifically, the 
definition of linearity varies depending on viewpoints and modulation schemes. 
 






Signal quality corrupted by 
system quality




Figure 9. Linear ity indicators of a PA 
 
 In Figure 9, the quality of a signal can be defined as a peak-to-average ratio (PAR) or 
a complimentary cumulative density function (CCDF). Moreover, the linearity of a 
system can be defined as a 1dB compression point (P1dB), a third-order intercept point 
(IP3), amplitude-amplitude modulation (AM-AM), amplitude-phase modulation (AM-
PM), or third-order intermodulation distortion (IMD3). Such system qualities affect the 
quality of a signal, and the signal quality corrupted by the system quality can be defined 
by harmonics, PAR, CCDF, and the adjacent channel power ratio (ACPR), i.e., the 
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adjacent channel leakage ratio (ACLR), error vector magnitude (EVM), and so on. 
Although the system qualities are not specified by communication standards, they are 
specifically defined in standards such that linear PAs should keep signals within a 
specified limit. The purpose of maintaining linearity is two-fold: to minimize signal 
distortion (PAR, CCDF, P1dB, AM-AM, AM-PM, EVM) so that users maintain good 
connectivity and to ensure co-existence with neighboring channels (harmonics, IP3, IMD, 
ACLR) so that other users can also maintain good connectivity.   
 
2.2.2.1. Harmonics, P1dB, IP3, and IMD 
Equation (2.7) represents a polynomial expansion of the general PA model in Figure 
10 truncated at the third-order term.  
𝑦𝑦(𝑡𝑡) ≈ 𝛼𝛼1𝑚𝑚(𝑡𝑡) + 𝛼𝛼2𝑚𝑚(𝑡𝑡)2 + 𝛼𝛼3𝑚𝑚(𝑡𝑡)3                                      (2.7) 
After input 𝑚𝑚(𝑡𝑡) = 𝐴𝐴 cos𝜔𝜔𝑡𝑡 is applied, then the system generates an output,  










𝛼𝛼2𝐴𝐴2 cos 2𝜔𝜔𝑡𝑡 +
1
4
















The system generates higher-order harmonic components such as 2𝜔𝜔 and 3𝜔𝜔 as well 
as the fundamental frequency component at 𝜔𝜔. While the cause of harmonic generation is 
the nonlinearity of a PA, this specification is usually dealt with independently because it 
can be suppressed by filtering characteristics at the output. Thus, if we simply measure 
the harmonic levels, which designers have more freedom to control, at the output port [6], 
it can differ from the actual nonlinear performance of the PA.  
In the system, coefficient 𝛼𝛼3 is assumed to be less than zero, or the system output 
expands with increased input to the system, violating a natural system in which new 
energy cannot be generated. Thus, with the increased input, the system suffers a 
compressive output. The point at which the original gain is compressed by 1 dB is 
defined as P1dB, illustrated in Figure 11, indicating a border between a reasonably linear 
region and a compression area.  














Figure 11. 1dB compression point 
 
When two inputs with equal amplitudes are applied, as shown in Figure 12, 𝑚𝑚(𝑡𝑡) =
𝐴𝐴 cos𝜔𝜔1𝑡𝑡 + 𝐴𝐴 cos𝜔𝜔2𝑡𝑡, a different distortion mechanism, works through the same system, 
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such that not only harmonics but also inter-modulated signals appear very near the input 
frequency components at frequencies, 2𝜔𝜔1 − 𝜔𝜔2 , 2𝜔𝜔2 − 𝜔𝜔1 , 3𝜔𝜔1 − 2𝜔𝜔2 , 3𝜔𝜔2 − 2𝜔𝜔1 , 
and so on.  
𝑦𝑦(𝑡𝑡) = �𝛼𝛼1𝐴𝐴 +
9
4
𝛼𝛼3𝐴𝐴3� cos𝜔𝜔1𝑡𝑡 + �𝛼𝛼1𝐴𝐴 +
9
4




𝛼𝛼3𝐴𝐴3 cos(2𝜔𝜔1 − 𝜔𝜔2) 𝑡𝑡 +
3
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Figure 12. Distor tion of a PA with two-tone input 
 
The generated third-order nonlinearities at frequencies 2𝜔𝜔1 − 𝜔𝜔2  and 2𝜔𝜔2 − 𝜔𝜔1  in 
Equation (2.9) are called IMD3. In Figure 12, as the input level increases, the 
intermodulation terms increase as well but follow a steeper slope (three times in IMD3 
and in general, n times of the fundamental slope for IMDn, n = 2, 3, 4, …), increases the 
fundamental level. At the imaginary intercept point at which the fundamental tone and 
the IMDn tone are equal, the n-th order intercept point (IPn, n = 2, 3, 4, …) is defined in 
the black dot in the figure. The input and output of the point are called input n-th order 
intercept point (IIPn, n = 2, 3, 4, …) and output n-th order intercept point (OIPn, n = 2, 3, 
4, …), respectively. Higher-order nonlinearities such as fifth-order intermodulation 
(IMD5) can also be generated at frequencies 3𝜔𝜔1 − 2𝜔𝜔2 and 3𝜔𝜔2 − 2𝜔𝜔1, but the most 
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dominant intermodulation is still the third-order nonlinearities, so IMD3 and IP3 are 
usually used to indicate the linearity of a PA.  
 

















Figure 13. IP3 and IMD 
 
2.2.2.2. AM-AM and AM-PM 
AM-AM and AM-PM distortions represent the input-output relations of a PA excited 
by a sinusoidal input, depicted in Figure 14. AM-AM is distortion by the amplitude so 
that it has a strong connection with P1dB. However, this definition covers not only the 
compression by the P1dB but also the fluctuation of gain throughout the entire power 
range. In much the same way, the phase variation throughout the entire operational power 
range is quantified by AM-PM distortion. The quantities acquired by AM-AM and AM-
PM are useful for characterizing EVM, in which distortions caused by the amplitude and 
the phase hinder the identification of the right constellation points. However, they are not 
very critical to the estimation of ACLR characteristics to which distinct frequency 
components generated by PA distortion are more relevant.  
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Figure 14. AM-AM and AM-PM distor tion  
 
2.2.2.3. PAR and CCDF 
From the point of signal quality in a two-tone input test, the input can be rephrased as 
follows: 
𝑚𝑚(𝑡𝑡) = 𝐴𝐴 cos𝜔𝜔1𝑡𝑡 + 𝐴𝐴 cos𝜔𝜔2𝑡𝑡 = 2𝐴𝐴 ∙ cos �
𝜔𝜔1 + 𝜔𝜔2
2
𝑡𝑡� ∙ cos �
𝜔𝜔1 − 𝜔𝜔2
2






= 2𝐴𝐴2,                                                (2.10) 














.                                                 (2.12) 
Thus, the ratio between the peak input signal over the average signal can be defined 
as PAR.  
PAR ≡ 10 log �
𝑃𝑃𝑃𝑃𝑅𝑅𝐴𝐴𝑃𝑃
𝑃𝑃𝐴𝐴𝑉𝑉𝐺𝐺
� = 3 dB                                         (2.13) 
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For a linear operation without distortion, the input signal into the PA should be limited to 
a signal excursion equivalent to PAR at the output. Therefore, to guarantee that no 
distortion occurs, each tone of the two-tone test should be defined at the power back-off 
of 6 dB from the peak output power [6].  
Back-off ≡ 10 log �
𝑃𝑃𝑃𝑃𝑅𝑅𝐴𝐴𝑃𝑃
𝑃𝑃𝑇𝑇𝑂𝑂𝐼𝐼𝑅𝑅
� = 6 dB                                      (2.14) 
Digital modulations usually have statistical signal distribution showing dynamic 
behaviors according to modulation that differs from static linearity [7]. While either the 
one- or two-tone signal characterization of linearity can provide an intuitive 
understanding of linearity simplifying the relationship between the input and output, an 
accurate characterization of linearity can be attained only by including the dynamics of a 
modulated signal. Therefore, the definition of PAR for digital modulations cannot be 
derived from simple derivations, and only statistical accumulation of data can provide 
these definitions. 
CCDF indicates that the PAR of a digital communication reflects the statistical 
distribution of signal amplitude. As represented in Equation (2.15), the probability 
density function (PDF) of a signal is determined by the low power level of the signal,  
resulting in a cumulative density function (CDF), which is depicted in a complimentary 
fashion that emphasizes the peak amplitude area. As an illustration, Figure 15 shows the 
CCDF of a digitally-modulated signal that has the PAR of 3.2 dB.  
𝐷𝐷𝐷𝐷𝐷𝐷𝑅𝑅 ≡ 1 −  �𝑃𝑃𝐷𝐷𝑅𝑅(𝑃𝑃) ∙ 𝑑𝑑𝑃𝑃                                           (2.15) 
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where 𝑃𝑃 represents the instantaneous power of a PA. Depending on modulation format, 
CCDF curves vary for different communication standards. A signal with a high CCDF 




Figure 15. CCDF of a digitally modulated signal 
 
Although PAR and CCDF determine the quality of a general signal, the signal can be 
distorted through a PA, which causes the PA to undergo amplitude compression; then the 
PAR and CCDF values may decrease. Thus, PA designers should maintain a sufficient 
signal excursion margin to minimize any reduction in these two linearity indicators. 
 
2.2.2.4. EVM and ACLR 
EVM is a metric of modulation or demodulation accuracy in a transmitting chain. 
Digital modulation requires a constellation diagram to identify each data point. Figure 16 
shows that the ideal symbol location is often displaced by amplitude and phase error 
through a transmitting chain, and the measured symbol location is found in a different 
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location by an amount of an error vector. The following calculated EVM Equations 
(2.16) and (2.17) can be formulation on either in a dB scale or a percent scale.  
EVM(dB) ≡ 10 log �
Error vector
Reference vector



























Figure 16. Er ror  vector  of symbols 
  
Figure 17 illustrates a constellation diagram in which a digitally-modulated signal is 
plotted. The white circles in the figure represent a data point with errors, and the lines 
between the white circles represent the movement of the amplitude information. As the 
group of white circles expands, the percentage vector displacement represented by EVM 
also degrades, increasing the likelihood that it will be incorrectly interpreted as a different 






Figure 17. EVM of a digitally-modulated signal 
 
Another metric for linearity in digital communication is ACLR, which follows: 
𝐴𝐴𝐷𝐷𝐴𝐴𝑅𝑅 (dBc) ≡ 10 log �
Power in Adjacent or Alternative Channel in Watt
Power in Main Channel in Watt
� 
 (2.18) 
Intermodulation by the transmitter odd-order nonlinearities widens the signal 
spectrum, shown in Figure 18. A general term for this phenomenon is “spectral 
regrowth.” The power of spectral regrowth in the adjacent channel acts as interference for 
other users in the cell using this channel.  
Channel power adjacent to the main channel power is referred to as the “adjacent 
channel leakage ratio” while the channel power neighboring the adjacent channel is 






Figure 18. ACLR of a digitally-modulated signal 
 
While the definitions of EVM and ACLR are generally described in this section, the 
exact values are defined only by each standard characteristic. Since the two metrics are 
based on different nonlinearity mechanisms, the exact relationship between them cannot 
easily be identified.   
 
2.2.3. Other Characteristics 
2.2.3.1. Stability and Ruggedness 
The usage environment of a general mobile terminal is very unpredictable due to the 
electromagnetic absorption or reflection of human bodies and other structures near the 
antenna of the mobile terminals. Thus, the usable range in such an environment, or 
mismatch, should be defined.  VSWR is a measure of mismatch from the point of voltage 
reflection. In general cases, for low VSWR (e.g., less than 6:1), it is defined as the 
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guarantee of stability such that the PA is within a normal operating range. For high 
VSWR (e.g., about 10:1), it is defined as ruggedness that guarantees no damage to the PA, 
even in a high reflection environment.  
In Figure 19, the general reflection coefficient and the voltage standing wave ratio 








                                                      (2.20) 
 






Figure 19. Reflection at output node. 
 
By combining Equations (2.21) and (2.22), the load with a constant reflection 








� 𝑒𝑒𝑗𝑗𝑗𝑗 ,                                                  (2.22) 
𝑍𝑍𝐴𝐴 = �
1 + 𝑉𝑉𝐴𝐴𝑉𝑉𝑅𝑅 − 1𝑉𝑉𝐴𝐴𝑉𝑉𝑅𝑅 + 1 𝑒𝑒
𝑗𝑗𝑗𝑗
1 − 𝑉𝑉𝐴𝐴𝑉𝑉𝑅𝑅 − 1𝑉𝑉𝐴𝐴𝑉𝑉𝑅𝑅 + 1 𝑒𝑒
𝑗𝑗𝑗𝑗
� ∙ 𝑍𝑍0,                                         (2.23) 
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where 𝛳𝛳 represents the phase of 𝛤𝛤, and 𝑗𝑗 is the angle of VSWR. With 𝑗𝑗 in a range of 0 to 
2𝜋𝜋 radians, constant VSWR circles for some VSWR values can be plotted, depicted in 
Figure 20. As can be seen in the figure, the perfect matching point can be found at 
VSWR = 1:1, and the VSWR = 3:1 circle indicates the area in which half of the incident 
power is reflected at the load. The VSWR circle close to 10:1 is already close to the outer 












Figure 20. Constant VSWR circles in the Smith char t  
 
For a varying load, PAs should be stable; that is, they should generate neither 
spurious signals nor oscillation throughout the whole frequency band of interest. Stability 
is measured by the Rollet stability factor, can be defined in the following Equation (2.24) 




1 + |∆|2 − |𝐴𝐴11|2 − |𝐴𝐴22|2
2|𝐴𝐴21||𝐴𝐴12|
                                         (2.24) 
where ∆= 𝐴𝐴11𝐴𝐴22 − 𝐴𝐴12𝐴𝐴21, and K > 1 and ∆ > 0 should be satisfied for unconditional 
stability.  
 
2.2.3.2. Reverse Intermodulation Product 
When a transmitting signal and an interfering signal from a co-located transmitter, 
which conducts back from an air-interface, are intermodulated at a PA output, a new 
distortion, shown in Figure 21, is generated. This IMD product, unlike the IMD product 
caused by the PA distortion, is called the “reverse intermodulation product.” By adding 
an isolator after the PA, this IMD distortion can be suppressed. The measurement method 



































Figure 21. Reverse IMD generation 
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2.2.3.3. Idle Current 
The quantity of an idle current is defined for linear applications. In case of a time-
division duplexing (TDD) system, the transmitter of the system goes into an off state 
consuming no current. However, in a frequency-division duplexing (FDD) system, in 
which the transmitter should be ready to send a signal at all times, the PA in the system 
draws an idle current. Often this quantity is also called a “quiescent current.” Since a 
quiescent current involves power dissipation that does not entail sending information, 
such unnecessary power dissipation should be suppressed as much as possible.  If the idle 
state is statistically very long compared to the communication time, most of the battery 
power is simply wasted while the transmitter is waiting for usage.  
𝐼𝐼𝐴𝐴𝑉𝑉𝐺𝐺 = 𝑇𝑇𝑂𝑂𝐼𝐼 ∙ 𝐼𝐼𝑂𝑂𝐼𝐼 + (1 − 𝑇𝑇𝑂𝑂𝐼𝐼) ∙ 𝐼𝐼𝐼𝐼𝐷𝐷𝐴𝐴𝑅𝑅                                      (2.25) 
𝑃𝑃𝐴𝐴𝑉𝑉𝐺𝐺 = 𝑉𝑉𝐷𝐷𝐷𝐷 ∙ 𝐼𝐼𝐴𝐴𝑉𝑉𝐺𝐺                                                       (2.26) 
where 
IAVG = Average current drain.  
TON = Fraction of time the PA is on. 
ION = Current drain from the battery when the PA is on. 
IIDLE = Current drain from the battery when the PA is on standby. 
PAVG = Average power consumption.  
 
2.3. Wireless Standards 
Among the many wireless standards, the most popular ones in the market that 
describe the specifications related to the design of PAs are introduced in this section. For 
2G communications, the global system for mobile communications, used mostly for 
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voice communication is also described; and for 3G mobile communications, wideband 
code division multiple access, and specifically for dedicated data communications in 3G 
communications, WLAN and WiMAX standards are briefly introduced. 
 
2.3.1. Global System for Mobile Communications 
Before GMS appeared in the market in the early 1990s, analog cellular 
communications such as advanced mobile phone service (AMPS) or Nordic mobile 
telephone (NMT) service, both introduced around 1980, were available. Evolving 
throughout the decades, GSM highlighted the need for and popularity of digital 
communication. Despite the advancement of new standards, GSM is currently the most 
popular cellular communication standard worldwide. The GSM standard is based on 
Gaussian minimum shift keying (GMSK) modulation in which time-division multiple 
access (TDMA) is used for user capacity in which one frame must be divided into eight 
slots. For a higher data rate, multiple slots can be assigned to one user, referred to as the 
“general packet radio system” (GPRS). By distinguishing the transmitting and receiving 
frequency bands, it is categorized as FDD, but instead of a duplexer at the antenna port, 
an RF switch can be used, owing to the nature of TDMA. 
The design of a GSM PA does not demand a linearity requirement, so only output 
power and PAE are key design specifications to meet. High efficiency is the most 
important design target for this standard. The key specifications of GSM PAs are 
summarized in Table 2. Since the PA is turned on and off for each time slot, the PA 
should meet not only a spectral mask but also a time domain mask. The control of GSM 












Transmission rate 270.833 kbps 
Maximum output power +33 dBm-+35 dBm 
PAE @ Maximum output power ~50% 
 
2.3.2. Wideband Code Division Multiple Access 
Wideband CDMA is a standard for “3GPP” (Third Generation Partnership project), 
the so-called “UMTS” (Universal Mobile Telecommunications System), targeting high-
speed mobile data communications over simple voice communications. A typical data 
rate is 3.84 Mbps, but by reducing a spreading factor in a high-speed download packet 
access (HSDPA), a higher data rate up to 14 Mbps is also possible. In the case of 
WCDMA PAs, the required specifications for class 3 (24 dBm output power at antenna 
port) are listed in Table 3. The usual products in the market deliver an output power of 28 
dBm, a PAE of 40% and an ACLR of -40 dBc at 5 MHz offset [10], [11] while the 
standard specification is -33 dBc at this offset. ACLR at 10 MHz offset should be less 
than -43 dBc. 
Using the minimum transmit power of -50dBm required for all power classes, it can 
say that a class 1 mobile station has a transmit power dynamic range of -50 dBm to +33 




Table 3. Commercial WCDMA PA specifications 
 
Specification Value 
Operating frequency 1.92-1.98 GHz 
Bandwidth 5 MHz 
Chip rate 3.84 Mcps 
Maximum output power (class 3) +27 dBm - +28.5 dBm 
Dynamic range (class 3) 78 dB (-50 dBm - +28 dBm) 
PAE @ Maximum linear output power ~ 40% 
ACLR (3.84 MHz integration) 
< -40 dBc @ 5 MHz offset 
< -50 dBc @ 10 MHz offset 
EVM < 2.5% 
 
 
2.3.3.  Wireless Local Area Network and Worldwide Interoperability for 
Microwave Access 
Ever-increasing demands for a high data rate have not been successfully satisfied by 
mobile standards such as GSM, GPRS, EDGE, CDMA, and WCDMA. While the 
mobility of the standards is lower than those listed as mobile standards, an increased data 
rate could successfully be realized by WLAN and WiMAX due to their orthogonal 
frequency division multiplexing (OFDM) based on IEEE standards 802.11 and 802.16, 
respectively. In this multiplexing scheme, a set of carriers located individually and 
independently in close proximity allows frequency diversity.  
Table 4 lists some commercial specifications of IEEE 802.11g. 
So far, an IEEE 802.11 WLAN is considered the most suitable application for the 
CMOS PA. Since this application is operated at a comparably low power level with a low 
voltage swing, the burden of reliability and ruggedness is significantly reduced. In 
addition, the time division duplexing (TDD) mode of the 802.11 WLAN helps integration 
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with the transceiver since a TDD-based system does not concurrently operate both the 
receiver and transmitter parts. This confines the substrate coupling problem to the 
transmitter only [13].  
 
Table 4. 802.11g WLAN transmitter  specifications 
 
Specifications Value 
Frequency band 2.4-2.4835 GHz 
Number of carriers 52 (48 data and 4 pilots) 
Channel bandwidth 16.25 MHz 
Data rate 6 to 54 Mbps 
Carrier type OFDM 
Modulation BPSK, QPSK, 16QAM or 64QAM 
Max. instantaneous output power 1 W (in USA) 
EVM 2-3% or -25dB for 54 Mbps 
Spectrum mask 
-20 dBc @ 11MHz offset 
-28 dBc @ 20MHz offset 
-40 dBc @ 30MHz offset 
 
 
2.4. Design of RF Power Amplifiers 
2.4.1. Design Procedure 
In the design of a PA with given specifications, a systematic approach can be helpful, 
so this research proposes the following design procedure. The first step of the procedure 
is to evaluate the transistor in light of the available semiconductor solutions and then to 
check the transistor characteristics from the perspective of the loadline, the determination 
of size, and finally the characteristics of a given size. The next step is to design a power 
stage in which both load-pull and source-pull analyses are repeated until the design 
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optimization for output power, efficiency, and sometimes even linearity are complete. 
The final step is to evaluate the spectrum performance of the power stage. The same 
procedure can be applied to the driver stage. By securing the designed power stage and 
the driver stage, a complete PA that focuses on the output matching, interstage matching, 
and input matching can be designed. Since the performance should be optimized, even 
though each block is already characterized well, all design parameters should be 
readdressed from the perspective of the full stage design. Since all specifications are in 
trade-off relations, designers are required to spend considerable time optimizing and 








In the abstract, this suggested design procedure is simple and clear. However, the 
actual design procedure often encounters more obstacles than expected, so designers 
should be prepared for long, tedious optimization procedure. Often, designers fall in a 
quagmire of going back-and-forth among all the trade-off relations that have deviated 
from the measured steps. Furthermore, the design procedure can vary according to 
different class operations. For example, if a class-E PA is designed, the required output 
impedance can be intentionally manipulated without regard to the optimal load-pull result. 
Such general guidelines can be helpful but not always the best approach for designers to 
take. 
 
2.4.2. Simulation Techniques 
The characterization of RF PAs for digital communications requires computer-
assisted tools for calculating complicated signals. While transient analysis works in the 
time domain, harmonic balance, or Volterra series analysis, works in the frequency 
domain. To include the advantages of both domains, envelope simulation runs in the time 
domain and at each time point, harmonic simulation in the frequency domain works [14]. 
 
2.4.2.1. Transient Analysis 
Transient analysis is not easily applicable to digital domain signals, particularly for 
data-spreading spectrum techniques in which the PN code division of signals requires an 
impractically short time step. More importantly, the signal in the time domain should be 
converted to the frequency domain at a cost of the fast Fourier transformer (FFT) 
consuming computational time. Thus, this technique is rarely used in the design of a PA. 
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When the PA includes time-step input, the transient response of the PA can be checked 
for stability and settling time.  
 
2.4.2.2. Harmonic Balance Analysis 
While harmonic balance (HB) is considered a technique in the frequency domain, it is 
a hybrid between the time and frequency domains. While the latter deals with the linear 
part of a signal, the former deals with the nonlinear part. This technique is applicable to 
strongly nonlinear systems with time-invariant coefficients for a Fourier series, 
representing only periodic and quasi-periodic responses. By simplifying a digitally- 
modulated signal with a few tones, it is widely used for RF simulation, including very 
nonlinear voltage-controlled oscillators (VCOs) and PAs. Some simulation techniques 
such as large signal S-parameter (LSSP) simulation or envelope simulation are also based 
on the HB. Since HB also consumes considerable computation time and memory, the 
smart matrix manipulation technique such as the Krylov solver has been widely adopted 
as an option. The phase information of each tone in HB should match to that of the 
envelope for an accurate modeling of digital signals.  
 
2.4.2.3. Volterra Series Analysis 
Like HB, Volterra analysis also uses a multi-tone signal in a system expanded by the 
Volterra series, in which the memory effect of PAs is also included. It is good for a 
weakly nonlinear system below P1dB. Since most linear PAs are operated in the back-off 




2.4.2.4. Envelope Analysis 
Standard HB cannot handle a circuit with digitally-modulated signals or a multiple 
time-scale signal. Instead, in envelope analysis, different time rates are used for the 
sampling of the circuit variables [15]. By using time-variant phasors, this analytical 
technique can efficiently simulate complex regimes at low computational cost. Digitally-
modulated signals can be modeled by one carrier with a time-varying complex envelope. 
Following the time step, the circuit is analyzed using single-tone HB, which calculates 
the instantaneous envelope at the point. Then another HB is executed during the next 
time step with the interval decided by the envelope bandwidth [14].  
 
2.5. Measurement of RF Power Amplifiers 
The measurement setup of a PA requires a vector signal generator, a vector signal 
analyzer or a spectrum analyzer, a power meter, and several power suppliers. Attenuators 
for the input and output of the PA can help reduce reflection by mismatch. Since the 
allowable input power for the vector signal analyzer is usually less than 1 Watt, use of 
coupled output, shown in Figure 23, is recommended. While the loss is represented in dB 
(the power has a unit of dBm), it is often overlooked that the same 0.1 dB difference is 
actually a huge difference for peak output power and back-off output power. Therefore, 
the measurement setup must be calibrated with a particular focus on the output side, on 























Figure 23. Measurement setup of a PA 
 
To minimize the error of the output power measurement, we must assure a power 
calibration condition. The calibration process, in which a power meter must have at least 
two independent sensors and readers or two separate power meters, consists of several 
steps. The first is to calculate the input offset for the first power meter by reading the 
power difference for the input part of the measurement setup. The next is to operate the 
measurement setup without a PA using a through component and then to record the 
difference as the offset of the second power meter. Figure 24 shows the setups for the 
calculation of offsets at the input and output, respectively, based on Equations (2.28) and 
(2.29).  
Offset𝑃𝑃𝑃𝑃1 = Power𝑃𝑃𝑃𝑃2 − Power𝑃𝑃𝑃𝑃1                                     (2.28) 







































Figure 24. Calibration procedure for  a PA measurement setup:  
(a) offset calculation of input and (b) offset calculation of output 
 
Figure 25 shows a typical source/load-pull setup for VSWR measurement. Under 
mismatched conditions, the operation of the PA is performed by controlling two tuners. A 
mismatch affects the load conditions of the matching network, causing the performance 
of the PA to deteriorate due to abnormal stress. Thus, in the evaluation process, such 


























Figure 25. Source/load-pull setup 
 
Figure 26 shows the setup for reverse IMD measurement. The figure shows that the 
two generators are used both at the input and output of the PA and that the IMD is 
measured at the output. The underlying mechanism of reverse IMD is briefly discussed in 




























This chapter provided general information that explains the design of RF PAs. The 
key quantities used to characterize a PA are output power, gain, efficiency, linearity, and 
so on. Each parameter has several different definitions according to a perspective within 
which the PA has been understood. In particular, the indicators of linearity can vary 
according to different standards and viewpoints, so the definitions of linearity such as 
P1dB, IP3, IMD, ACLR, and EVM can be selectively used for various digital standards. 
Once a standard is chosen as a target for PA design, proper design procedures and 
simulation techniques are used. For PA design, most design efforts go into the output 
matching of the last stage for maximum output and efficiency generation with high 
linearity. Estimating the correct behavior of PAs also entails the appropriate selection of a 
simulation tool from among the many time and frequency domain techniques. 
Accordingly, measurement setups for various PA specifications should also be properly 
understood and prepared to retrieve the accurate characteristics of a measured PA.  
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CHAPTER 3    






Designing PAs is often considered a very special field distinctive from other RF 
block designs because of the lack of well characterized models for large signal operations 
and high voltage and current stress. Thus, designers often rely more on their experience 
than simulation results when they characterize PAs. Moreover, guaranteeing a reliable 
operation is as important as achieving good performances such as high output power, 
high efficiency, and high linearity. In addition to these design difficulties of general PAs, 
a CMOS PAs are even harder to design. While CMOS technology is welcomed because 
of its cost-effective material and great versatility, as mentioned in Chapter I, the 
commercialization of CMOS PAs has not been easily achieved due to the intrinsic 
drawbacks of standard CMOS processes from RF perspectives:  a low-quality factor (Q), 
the lossy substrate of passive structures, low breakdown voltage, and low 
transconductance of active devices. Thus, many efforts, including the development of 
high power generation techniques, linearity enhancement techniques, and efficiency 
enhancement techniques, have focused on overcoming the drawbacks of CMOS 
technology for PA designs. Thus, Section 3.2, introduces the structure and the difficulties 
of designing PAs. Section 3.3 follows with a discussion of the challenges of CMOS 
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technology in the design of PAs. In response to the challenges outlined in the previous 
sections, Section 3.4 introduces several state-of-art performance enhancement techniques 
for CMOS PAs.  
 
3.2 General Issues in Designing RF Power Amplifiers 
As shown in Figure 27, a PA consists of four important blocks: an active block that 
consists of power cells and three passive blocks that comprise bias feeding for the DC 
current, power combiners, and impedance transformers. Since the passive blocks usually 




Figure 27. Block diagram of the PA output network 
 
In the bias feeding for the DC current, minimizing the voltage drop is a key factor to 
keeping the drain voltage as high as possible. PAs typically consume high current, around 
a few amperes, so even a small series resistance of the bias feeding line can severely 
deteriorate efficiency. Fully-integrated PAs, the bias feeding line can be implemented in 
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two ways. One is to use bond wires, well known for their high Q [2] of around 40 to 50 
for cellular bands; however, they are subject to inductance variations. The other is to use 
an integrated inductor that consumes a large area and normally has low Q of less than 30, 
a best guess by the author.  
An impedance transformer is also a key block to determining the amount of power to 
be transferred from the power device to the load. Even though it draws a large current 
from the power cells for high output power, the transformed load impedance at the input 
of the output network turns out to be as small as a few ohms [16]. Since the parasitic 
resistance of the output network, caused by resistive loss, the skin effect, and the 
proximity effect [17], occurs together with the transformed load impedance, a portion of 
power is consumed during this parasitic resistance. Hence, a high Q impedance 
transformer is preferred if power loss is to be minimized. 
Last, when the required output power is higher than the power that a single PA can 
provide, a power combiner that guarantees output power specifications becomes essential. 
Since typical power combiners lead to an increase in power loss as the structure becomes 
more and more complex, the misuse of power combining consumes a large die area and 
even degrades performance. Therefore, this method of meeting power requirements 
should be a last resort. 
In the design of PAs, a lossy output network is detrimental to achieving high output 
power, efficiency, and linearity, all crucial characteristics of PAs for wireless applications; 
thus, output networks require special attention. Output networks have been successfully 
implemented using conventional techniques such as high-Q off-chip components [18, 19] 
and integrated patterns onto low-loss substrates (e.g., low-temperature co-fired ceramics) 
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(LTCC) [20]. Nonetheless, such a modular design requires additional cost. Furthermore, 
because PAs are extremely sensitive to output networks, the use of semiconductor 
processes is preferred as they have better tolerance and repeatability [6].  
 
3.3 Challenges of CMOS Technology for RF Power Amplifiers 
The challenges mentioned in this section originate from the devices and process 
characteristics of CMOS field effect transistors (FETs). While such devices are used for 
other purposes such as digital and small signal RF circuits, if the aim is to design PAs, 
these characteristics pose serious challenges to PA designers. Before developing 
performance enhanced PAs, designers must possess a thorough understanding of the 
issues that will lead to better designs. 
 
3.3.1 Lossy Substrate and Thin Top Metal of Bulk CMOS 
As mentioned in Section 3.2, power loss caused by passive structures in a PA layout 
must be minimized. Figure 28 shows the loss mechanism of inductive structures in bulk 
silicon (Si) CMOS technologies. On top of a low resistance substrate, dielectric layers are 
stacked vertically and metal traces are formed within the dielectric layers. When current 
conduction flows through the metal traces that have series resistance and inductance with 
parasitic capacitance with neighboring traces, ohmic loss by the resistance affects the 
quality factor of the metal traces. At the same time, the induced magnetic field penetrates 
the dielectric and substrate layers. Since most materials, except certain magnetic 
materials rarely used in semiconductor processes, have the permeability constant value of 
unity, the magnetic field naturally makes a closed loop not bothered by any layers in the 
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figure. The field can cause eddy current flow for a low resistive substrate. The substrate 
conduction current can also flow through the parasitic capacitance in-between the metal 
traces and the substrate, leading to additional loss. Thus, maximizing the quality factor by 
reducing eddy currents [21] and minimizing parasitic capacitance [8] are the main design 




Figure 28. Loss mechanism of inductive structures in CMOS technologies. 
 
The quality factor of an inductive structure is defined as [22]  
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𝑄𝑄 = 2𝜋𝜋 ∙
energy stored
energy loss in one oscillation cycle
                             (3.1) 
=
peak magnetic energy − peak electric energy
energy loss in one ocsillation cycle
                  (3.2) 
As represented in Equations (3.1) and (3.2), the definition can be further categorized 
according to three primary mechanisms: the ratio of magnetic energy storage capacity to 
energy loss (the ohmic loss in the series resistance), substrate loss dissipated in the silicon 
substrate, and the self-resonance factor by the parasitic capacitance [6, 22] in Figure 28. 
In a more analytical description, a single-ended spiral inductor can be modeled as 
illustrated in Figure 29(a), in which 𝑅𝑅𝑠𝑠  and 𝐴𝐴𝑠𝑠  represent the series resistance and 
inductance, respectively. 𝐷𝐷𝑠𝑠 is the interwinding parasitic capacitance, and 𝐷𝐷𝑜𝑜𝑚𝑚  is the oxide 












 (a)                                                                     (b) 
Figure 29. Lumped model of a spiral inductor  on silicon: (a) physical model and  
(b) simplified equivalent model 
 








                                        (3.3) 
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𝐷𝐷𝑝𝑝 = 𝐷𝐷𝑜𝑜𝑚𝑚 ∙
1 + 𝜔𝜔2(𝐷𝐷𝑜𝑜𝑚𝑚 + 𝐷𝐷𝐴𝐴𝑆𝑆)𝐷𝐷𝐴𝐴𝑆𝑆𝑅𝑅𝐴𝐴𝑆𝑆2
1 + 𝜔𝜔2(𝐷𝐷𝑜𝑜𝑚𝑚 + 𝐷𝐷𝐴𝐴𝑆𝑆)2𝑅𝑅𝐴𝐴𝑆𝑆2
                                       (3.4) 














− 𝜔𝜔2𝐴𝐴𝑠𝑠�𝐷𝐷𝑠𝑠 + 𝐷𝐷𝑝𝑝��      (3.5) 
= ohmic loss factor · substrate loss factor · self-resonance factor                   (3.6) 
Ohmic loss stems from the quality of the metal, reflected in its conductance, width, 
and thickness.  The design parameters that control the quality factor of an inductor are the 
width and the thickness for 𝑅𝑅𝑠𝑠, and the distance from the substrate to the metal layer. The 
reason for the series resistance is twofold: the DC metal resistance for low frequency and 
the skin effect for high frequency [8]. The physical cause of the skin effect is the eddy 
current induced by a magnetic field. While an AC current flows through the inductor 
trace, the eddy current redistributes the total current, and most charges are spelled from 
the center of the metal traces, increasing the series resistance of the inductor. This is 








                                                          (3.8) 
where 𝛿𝛿 (m) is the skin depth, 𝜌𝜌 (C/m3) is charge density, and 𝜔𝜔 (H/m) is the permeability. 
To reduce the ohmic loss by the skin effect, the thickness, the width, and the conductivity 
of the metal traces should be controlled so that it has low series resistance. In a spiral 
structure, the currents of neighboring metal traces in an equivalent phase expel each other, 
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rendering the current distribution more complex. This phenomenon is referred to as the 
“proximity effect,” which is also caused by magnetic flux through the metal traces.  
The substrate of CMOS technologies also has finite resistance causing dissipation by 
the substrate resistance. The parasitic capacitance causes the current through the metal 
trace of the inductor to leak out along the electric field. To suppress parasitic capacitance, 
the distance from the substrate to the metal traces should be sufficiently far, but in CMOS 
technologies, the distance is not controllable. Although techniques such as patterned 
ground shielding (PGS) can be used to reduce substrate loss, they come at the cost of low 
self-resonance frequency. Often, PGS is believed to reduce the magnetic coupling to the 
substrate resistance, but it has little effect [8, 22]. If the substrate resistance were either 
infinite or zero, no substrate loss would occur and a high quality factor could be expected 
[8].  
While a purely magnetic component can store only magnetic energy, parasitic 
capacitances store electric energy, and when two energies are equal, self-resonance 
occurs. This is the point in which the magnetic energy of the inductor is converted to 
purely electric energy, so the behavior of the inductor resembles a capacitor. To avoid 
such an effect, the substrate under an inductor or transformer layout is blocked from 
doping or limited to light doping.  
In dedicated RF processes such as the GaAs HBT process, substrate resistivity is 
higher than 10,000 Ohm·cm (=0.01 S/m); that is, it is virtually an insulator, and the loss 
in the substrate is low because substrate leakage and the eddy current are suppressed [21]. 
However, standard CMOS processes are built on a bulk silicon substrate, which has a low 
substrate resistivity, or high substrate conductivity, of less than 10 Ohm·cm (=10 S/m). 
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Figure 30 provides an example of standard CMOS layer information. In this example, 1 
poly 6 metal layers are shown, and the substrate has a conductivity of 12.5 S/m (=8 
Ohm·cm) and the top metal thickness is 2.34 μm. The quality factor has a direct 
relationship to the metal thickness. A thin top metal that is less than 3 μm provides only a 
low quality factor far less than 10 for passive designs. If an on-chip inductor is used for 




Figure 30. Layer information of a standard CMOS process 
 
To contain the magnetic field above the substrate, various methods have been 
developed. The most popular is to add a PGS on the M1 layer or on the PO1 layer in 
Figure 30 with slots perpendicular to the direction of the eddy current, but with increased 
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parasitic coupling to the substrate [21]. However, the misuse of this technique often leads 
to an inferior quality factor.   
The loss mechanism of inductive structures in CMOS technologies is summarized in 
Table 5, which also lists some simple approaches overcoming the loss mechanisms. 
 
Table 5. Loss mechanism of inductive structures in CMOS technologies 
 
Loss factor  Cause Techniques 
Ohmic loss 
 DC resistance 
 Skin effect 
 Proximity effect 
 High conductivity metal traces 
 Thick and wide metal traces 
Substrate loss 
 Capacitive coupling 
 Magnetic coupling 
 High substrate resistance 
 Long distance from substrate to metal traces 
Self-resonance loss  Parasitic capacitance 
 Low parasitic layout 
 Long distance from substrate to metal traces 
 
If a PA is integrated into a transceiver, the large signal coupling to the substrate can 
corrupt the operation of neighboring transistors, illustrated in Figure 31. The large signal 
swing at the drain of the center transistor is coupled through the junction capacitance of 
the drain-body diode to the substrate, and the resistor-diode (or capacitance) network is 
undesirably modulated. Substrate coupling affects sensitive blocks, especially the low-
noise amplifier (LNA), which is very susceptible to noise. Toward the ultimate goal of 
designing a fully-integrated transceiver, isolation techniques should be properly applied 
between the PA and other blocks. From a circuit perspective, differential topologies can 
consume an AC current swing within the circuit itself and minimize the injection of stray 
electrons and holes into the substrate. The other way is to make guard-rings a more 
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intuitive and direct method of cutting off the leakage itself, but at the cost of a large 




Figure 31. Substrate coupling of a CMOS process 
 
3.3.2 Reliability of Bulk CMOS 
Since PAs deal with a large output power, the reliable operation range is often 
violated in the design of CMOS PAs. CMOS devices in PAs are under high stress, 
causing a breakdown of devices in extreme cases. The breakdown mechanism of field 
effect transistors (FETs) can be categorized as shown in Table 6 [23]. Among them, hot 
carrier effects and oxide breakdown are destructive while junction breakdown and punch-
through effects are recoverable when stress conditions are removed. The breakdown 
mechanisms caused by a large signal swing between the drain and the source or between 
the drain and the gate are junction breakdown and oxide breakdown, respectively. 
Although junction breakdown is recoverable, oxide breakdown permanently damages 
transistors.  Thus, preventive measures must be taken in PA designs.  Whereas GaAs 
hetero-junction bipolar transistors (HBTs), which constitutes a dedicated RF process, 
have high breakdown voltage sustaining up to 20 V, CMOS transistors endure only up to 




Table 6. Breakdown mechanism of FETs 
 




 Increase in the drain-source voltage 
causes excess voltage for the drain-
substrate pn-junction 
 The drain to body diode is operated in 
the reverse breakdown area 
 Impact ionization 
Abrupt increase 





 Punch-through of the drain depletion 
region to the source depletion region 
Gradual increase 




 Injection of electrons and holes into the 
oxide region with sufficient horizontal or 
vertical electric fields 








 Strong vertical electric field due to 





Several efforts have been made to overcome the low breakdown voltage of the 
CMOS process. One way is to make a thicker gate oxide that bolsters the high gate bias 
voltage. However, this approach requires process revision and is cost prohibitive. Thus, 
simple circuit techniques are preferable in a standard CMOS process. For instance, the 
vertical stacking of devices can reduce the burden on each transistor as long as the 
number of stacks is large enough to distribute the voltage stress [18].   
In addition to the voltage stress of transistors, PAs also suffer from high current 
driving. A large current swing through passive structures can cause a gradual increase in 
metal resistance in a long-term operation and the Joule heating effect in a short-term 
operation ending in the melting of metal lines. These problems call for some guidelines 
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that will guarantee a reliable operation. While the rule of thumb value, 1 mA/μm, is often 
suggested, a more rigorous criterion that affords such a guarantee should be used for each 
process. 
 
3.3.3 Low Transconductance of Bulk CMOS 
The current for forward bias and the transconductance of a CMOS device can be 










(𝑉𝑉𝐺𝐺𝐴𝐴 − 𝑉𝑉𝑡𝑡),                                                   (3.8) 
respectively, in which all symbols follow the conventional MOSFET parameters of [23]. 






,                                                         (3.9) 






.                                                            (3.10) 
For example, by simply comparing the ratios of both the MOSFET and the BJT at 
room temperature, the BJTs have a higher value of 𝑞𝑞/ 𝑠𝑠𝑇𝑇 ~ 1/26 mV, while a typical 
MOSFET shows 2/(𝑉𝑉𝐺𝐺𝐴𝐴 − 𝑉𝑉𝑡𝑡) ~ 1/50 mV with 𝑉𝑉𝐺𝐺𝐴𝐴  = 600 mV and 𝑉𝑉𝑡𝑡  = 500 mV.  In other 
words, BJTs usually have a higher transconductance ratio per given current through the 
output by one order of magnitude.  
Thus, obtaining both a high gain and a high output current in the CMOS process 
requires large power cells and strong driving power from previous stages. However, 
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neither way is desirable in a PA design, and PAs that use BJTs are generally considered 
more efficient at output power generation.  
 
3.3.4 Nonlinearity of Bulk CMOS 
In the design of a linear PA using a standard CMOS process, the first step is to 
understand the limitations of the given process. Figure 32 shows the equivalent circuit 
model of a standard RF NMOS transistor. In addition to the transconductance provided 
by the MOS transistor (based on the BSIM3 model with turned-off junction diodes), other 
resistances, capacitances, and junction diodes can represent the RF behavior of the 
transistor. Such ever-present parasitic capacitances and junction diodes distort the AC 
signal applied to terminals and cause distortion, imposing serious constraints on their 
anticipated performance [2]. If such distortions are not efficiently suppressed at the 
device or circuit level, then the PA designed using such a device can cause nonlinear 
circuit operation.  
 
 
Figure 32. Equivalent circuit model for  RF NMOS transistor  
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Researchers have devoted their efforts analyzing the effects of the components on 
linearity and the factors responsible for nonlinearity [24]. It is claimed that the factors 
responsible for the nonlinearity of a device are gate-source capacitance, gate-source 
transconductance, gate-drain transconductance, and drain-body junction diodes, listed in 
order of most to least dominant.[25, 26]. However, analyses, which are limited to a small-
signal range and ignore the large-signal swing in PA operation, have led to disagreement, 
requiring further investigation that leads to the generalization of the ideas.  
In summary, CMOS processes have inherent problems such as poor reliability and 
linearity, and poor passive and active performances in RF CMOS PA designs. Thus, 
before undertaking the next step of developing proper measures for handling the large-
signal operation of PAs, we must first understand the challenges that such a task entails. 
 
3.4 Techniques for CMOS RF Power Amplifiers 
As introduced in Section 3.3, CMOS devices have low power capability compared to 
compound semiconductor devices. Due to the low Q of on-chip inductors in CMOS 
processes, off-chip matching networks have been the dominant methods for completing 
the PA functions. One breakthrough in the effort to achieve the integration of an entire 
PA came in the form of the design of an efficient power-combining method using 
transformers in series [16, 27]. Although this design represented proof of the feasibility 
of achieving high output power from CMOS processes, because of its bulky size and 
instability, further effort is required to gain the same output power capability using 
alternative methods [28]. Since the initial efforts focused only on power capability, the 
linearity performance was poor, marring the progress toward linear applications. Only 
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through the broadening of the understanding of CMOS nonlinearities can any approach 
that eliminates nonlinear factors in CMOS devices be established. Upon until now, 
however, only a few noticeable findings have been reported [24, 26, 29]. Despite such 
efforts, system concepts are also being applied to implement a PA in which linearity or 
efficiency enhancement is realized using more complex signal manipulation [30-33].   
 
3.4.1 Output Power-Combining Techniques 
In wireless applications, output power usually reaches watt levels (shown in Figure 2 
of Chapter 1). For example, most PA products for GSM applications generate more than 
two watts. Hence, CMOS processes, known for low power-driving capabilities, 
necessitate an additional function, i.e. a power combiner, that combines several unit 
power cells that generate the required output power. Figure 33 depicts several popular 
power-combining techniques. The LC matching and combining network is popular but 
not suitable for IC integration due to its bulky size and narrowband characteristics. The 
Wilkinson combiner is also a popular method, especially for high frequency or off-chip 
implementation, but its bulky quarter-wave transmission lines thwart implementation 
efforts in cellular applications. Compared to the above techniques, the transformer 





Figure 33. Conventional power -combining techniques 
 
Thus, with the use of transformer-type output networks, several successful efforts 
have been reported for both power combining and impedance transformation. Some 
reported techniques, such as distributed active transformers (DATs) [16, 27], shown in 
Figure 34, or their variations [28, 34, 35], and figure-eight structures [36] are good 
examples of series-combining transformer (SCT); and recently introduced voltage-
boosting parallel-primary transformers [37, 38] are examples of parallel-combining 



















Figure 34. Diagram of a DAT PA 
 
3.4.2 Linearity Enhancement Techniques 
To address the linearity of a PA, one must consider both the fundamental cause of 
nonlinearity and the nonlinear behavior of the PA topics of interest. Pertaining to the 
causes of nonlinearity, transconductance and gate-source capacitance are considered the 
key factors that determine linearity among the many conductance and capacitive 
components [24, 29]. For capacitive components, the absolute amount of capacitance 
itself is not a problem, but the amount of transition resulting from a large-signal swing is 
the actual cause of nonlinearity. The neutralization of a capacitance transition can be 
attained by adding a transistor with an opposite characteristic in parallel with the main 
transistor. In Figure 35, the main transistor generating output power is an NMOS 
transistor MN, and PMOS MP is in parallel with it, described in Equation (3.11). Then, the 
input signal swing does not suffer from the transition of input capacitance, and the 
linearity of the PA can be improved [29]. In this figure, the termination of a second 
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harmonic is also shown to suppress the return of a second harmonic to the gate of the 
transistor, thus averting the third-order inter-modulation [24].   
When the behavior of a PA is known in advance and the nonlinearity behavior of the 
PA can be mimicked using other components, the distortion can be suppressed. The pre-
distortion of a PA in which the compression of gain and phase are adequately matched 
with the pre-distorter generating a very linear output signals is shown in Figure 36.  
For meeting the specifications of high data-rate communications, linearity 
enhancement is one of the most important design aspects. Therefore, more efforts are 
required to guarantee good linearity with increases in PAR.  
 
 
Figure 35. Input capacitance cancellation technique  
 



























Figure 36. Pre-distor tion of a PA 
 
3.4.3 Efficiency Enhancement Techniques 
Since the early era of radio signaling a century ago, concepts for system PAs such as 
the Doherty PA [31], the Kahn PA [32], and the Chireix PA [33] have been developed. 
Such techniques have been well established and adopted successfully in base stations. 
However, even for GaAs HBT PA modules, realizing such techniques in a small form 
factor poses a formidable challenge, so only a few relatively unsuccessful examples have 
been reported. However, these techniques require the application of efficiency 
enhancement techniques to CMOS PAs, posing even greater challenges due to their poor 
passive performance. Therefore, their performance is far from that demanded in 
commercial production [39-41].  
Among such techniques, the polar transmitter, illustration in Figure 37, became very 
popular recently with the aid of digital signal processing. From the baseband system, an 
amplitude modulated signal, 𝐴𝐴(𝑡𝑡), and quadrature phase signals, 𝑃𝑃𝑆𝑆(𝑡𝑡) and 𝑃𝑃𝑞𝑞(𝑡𝑡), are 
generated. The PA has the input of phase modulation but with a constant envelope, but 
the amplitude modulation through the operation amplifier and PMOS keeps the operation 
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point of the PA in the saturation mode with a constant envelope that maximizes 
efficiency. The output of the PA can be represented as Equation (3.12).  
𝑣𝑣(𝑡𝑡) = 𝐴𝐴(𝑡𝑡) ∙ cos �𝜔𝜔𝑐𝑐𝑡𝑡 + �𝑃𝑃𝑆𝑆(𝑡𝑡)2 + 𝑃𝑃𝑞𝑞(𝑡𝑡)2�                              (3.12) 
Unfortunately, the polar transmitter system suffers from a mismatch of amplitude and 
phase loss by the PMOS, and the complicated operation requirements. Therefore, the 
trade-off between efficiency enhancement and circuit complexity should be carefully 




Figure 37. Polar  transmitter  system 
 
3.5 Conclusion 
This research has discussed the challenges for designing CMOS PAs. PA design itself 
is a challenging task due to large signal operation; however, in CMOS technology, the 
burden doubles because of the deficiencies of CMOS technology. The design of CMOS 
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PAs necessitates the mitigation of the CMOS problems: low transconductance, low 
breakdown voltage, and a low quality factor of passives. To overcome such problems and 
to generate high output power with high efficiency and high linearity, techniques such as 
power combining, efficiency enhancement, and linearity enhancement techniques should 





CHAPTER 4    
POWER-COMBINING TRANSFORMERS AND CLASS-E 





The first obstacle in designing a PA is to attain high output power. Due to the 
acknowledged inferiority of CMOS technology, simple LC networks frequently used for 
PA products based on compound semiconductors are not suitable for CMOS PAs. Thus, 
as a viable option for applications that require more than one watt, a transformer 
technique can be adopted, as stated in Chapter 3.  
This chapter presents fully-integrated CMOS PAs with parallel power-combining 
transformers. For high-power CMOS PA design, Section 4.2 analyzes and compares two 
types of transformers, a series-combining transformer (SCT) and a parallel-combining 
transformer (PCT), revealing parasitic resistance and a turn ratio as the limiting factors of 
power combining. Based on the analysis, Section 4.3 describes two kinds of PCTs, a two-
primary with a 1:2 turn ratio and a three-primary with a 1:2 turn ratio, which are 





4.2 Power-Combining Transformer 
As an output network, a general transformer has useful characteristics. First, by 
controlling the turn ratio, it can obtain impedance matching. Second, it can convert a 
differential signal to a single-ended signal. Third, as it  has physically detached primary 
and secondary windings, it can provide DC isolation [42] and ESD protection. Therefore, 
a good solution for integrated RF circuits is a multi-functional transformer. However, a 
typical transformer cannot be easily matched to the output load for watt-level power 
generation due to an unrealistically high turn ratio, low Q, and low magnetic coupling 
[16]. Instead, the distribution of a high turn ratio using multiple transformers with a 
reduced turn ratio is more practical for integrated designs [16, 27, 28, 34, 35, 43]. 
Figure 38 shows a conceptual power-combining network interpreted as an impedance 
network [Z], in which M input ports are connected to the differential unit power cells 
aligned on the left side, and the single output is defined with the load on the right side. 
All voltages and currents applied to the ports can interact with each other, which can be 
























�                      (4.1) 
Unnecessary complexity in the relationship between the input and output can be averted 
if it is assumed that the interactions between the primary windings do not exist and that 
the voltage and current are equally distributed to the primary windings. The input signals 
can be summarized as follows:  
𝑉𝑉1 ≡ 𝑉𝑉11 = 𝑉𝑉12 = ⋯ = 𝑉𝑉1𝑃𝑃                                                (4.2) 






Figure 38. Conceptual power-combining network 
 
Based on these conditions, two types of power-combining networks, series and 
parallel combining, are analyzed and compared in detail. Figure 39(a) and (b) show the 
conceptual diagrams of the SCT and PCT, respectively. The system of transformers can 
be defined as 𝑃𝑃  ×𝐼𝐼1 :  𝐼𝐼2  [𝑃𝑃 : the number of primary windings, 𝐼𝐼1 : the number of 
primary turns, 𝐼𝐼2: the number of secondary turns]. This analysis focuses on topology-
dependent parameters such as N1, N2, and M, which are set prior to the layout. Among the 
layout-dependent parameters such as parasitic series resistance, mutual inductance, and 
the coupling coefficient, only parasitic series resistance is included in the analysis as the 
dominant cause of loss in CMOS processes. The mutual inductance and coupling 




      
 
                                       (a)                                                                                    (b) 
 
Figure 39. Power-combining transformers (a) SCT and (b) PCT 
 
In Figure 39(a), the secondary windings of the ideal transformers are connected in 
series sharing the same current, 𝐼𝐼2. Accordingly, the current and voltage relations can be 















(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )𝐼𝐼2                                        (4.5) 












(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )                                    (4.6) 
Equation (4.6) consists of two parts: the parasitic resistance term, 𝑅𝑅1 , and the 
remaining transformed load impedance term. 𝑅𝑅𝑆𝑆𝑠𝑠 , which decreases as 𝐼𝐼2 /𝐼𝐼1  and 𝑃𝑃 
increase, is limited by 𝑅𝑅1. The power-combining ratio (PCR) of the SCT, 𝑃𝑃𝐷𝐷𝑅𝑅𝐴𝐴𝐷𝐷𝑇𝑇 , can be 





















(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )
                       (4.7) 
where 𝑃𝑃1 is the power of the unit power cell and 𝑃𝑃2 is the output power. Representing the 
performance of the transformers, transformer efficiency is defined as the ratio of output 









1 + �𝑃𝑃 �𝐼𝐼1𝐼𝐼2
�
2
𝑅𝑅1 + 𝑅𝑅2� /𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑
.                 (4.8) 
In the ideal case where 𝑅𝑅1  and 𝑅𝑅2  are zero, 𝑃𝑃𝐷𝐷𝑅𝑅𝐴𝐴𝐷𝐷𝑇𝑇  and 𝜂𝜂𝐴𝐴𝐷𝐷𝑇𝑇  become 𝑃𝑃  and unity, 
respectively.   
A similar approach is used for the analysis of the PCT in Figure 39(b).  In the PCT, it 
is assumed that the current at the secondary winding is equally attributed from the 













(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )𝐼𝐼2                                         (4.10) 









(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )                                  (4.11) 
Equation (4.11) also has two parts:  the parasitic resistance, 𝑅𝑅1 and the transformed load 
impedance term. An increase of 𝐼𝐼2/𝐼𝐼1  can cause 𝑅𝑅𝑆𝑆𝑠𝑠  to decrease, but unlike Equation 
(4.6), 𝑃𝑃  can compensate for the effect of 𝐼𝐼2 /𝐼𝐼1 . Thus, as 𝑃𝑃  increases, the input 
impedance of the PCT becomes less sensitive to 𝑅𝑅1 compared to that of the SCT. As for 



















(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 )
.                 (4.12) 
For a high 𝑃𝑃 value, the effect of 𝑅𝑅1  is overwhelmed by the transformed load impedance; 














𝑅𝑅1 + 𝑅𝑅2� /𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑
.               (4.13) 
An increase of 𝑃𝑃 and a decrease of 𝐼𝐼2/𝐼𝐼1  would make 𝜂𝜂𝑃𝑃𝐷𝐷𝑇𝑇  approach unity, the ideal 
transformer efficiency.   
Such derived equations can be plotted according to 𝑃𝑃 and 𝐼𝐼2/𝐼𝐼1, assuming that 𝑅𝑅1 = 
3 Ω and 𝑅𝑅2 = 6 Ω, which are closely chosen from the example in Table 7 in Section 4.3. 
Although these values can vary, they still produce the same tendencies. The output 
impedance is set at 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑  = 50 Ω for real cases.  For the power calculation, the unit power 
cells in Figure 38 are assumed to be in a differential class-A operation with a 3.5 V 
supply bias; that is, 𝑉𝑉1 = 7 V.  Then, the power of the unit power cell, 𝑃𝑃1, and the output 








=PCR·𝑃𝑃1.                                           (4.15) 
As shown in Figure 40(a), the input impedance, 𝑅𝑅𝑆𝑆𝑠𝑠 , of the SCT decreases with an 
increase of 𝐼𝐼2/𝐼𝐼1 and 𝑃𝑃. A smaller input impedance indicates that higher input power 
can be delivered from the unit power cells into the transformer by generating more 
current. On the other hand, in Figure 40(b) for the PCT, the input impedance increases 
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according to 𝑃𝑃. Thus, it is expected that the input power decreases with a higher 𝑃𝑃 in the 
PCT. The effects can be observed in Figure 41.  
 
 
                                                      (a)                                                                   (b) 
 




                                                      (a)                                                                (b) 
 
Figure 41. Power of unit power cell (R1 = 3 Ω, R2 = 6 Ω, Rload = 50 Ω, differential class-A operation, 
V1/2 = 3.5 V) (a) SCT and (b) PCT 
 
Figure 41 shows the calculated unit input power, 𝑃𝑃1, to each primary winding using 
Equation (4.14). In Figure 41(a) of the SCT case, the unit input power rapidly increases 
with 𝐼𝐼2/𝐼𝐼1, requiring a large unit power device that can produce more than one watt, 
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possibly leading to instability. Hence, use of unity 𝐼𝐼2/𝐼𝐼1 for the SCT is recommended. 
However, Figure 41(b) shows that the input power of the PCT case gradually increases as 
𝐼𝐼2/𝐼𝐼1 increases.  
Figure 42 shows the comparison of PCRs using Equations (4.7) and (4.12). Figure 
42(a) shows that the SCT loses its capability to combine unit input powers as 
𝐼𝐼2/𝐼𝐼1 increases, limiting the effective range of 𝐼𝐼2/𝐼𝐼1. In Figure 42(b), the PCT shows a 
slight degradation of the PCR with an increase of 𝐼𝐼2/𝐼𝐼1 and a linear relationship with 𝑃𝑃.  
 
 
                                                   (a)                                                                (b) 
Figure 42. Power combining ratio (R1 = 3 Ω, R2 = 6 Ω, Rload = 50 Ω) (a) SCT and (b) PCT 
 
Transformer efficiencies between the SCT and PCT are also compared in Figure 43. 
The efficiency drop in the SCT in Figure 43(a) with higher turn ratios is attributed to the 
effect of 𝑅𝑅1. While PAs transform the load impedance to a very low input impedance 
through an output network, this parasitic resistance, 𝑅𝑅1, becomes of comparable value or 
even the dominant value with higher turn ratios, and in turn consumes input power at the 
primary windings. However, in the case of the PCT in Figure 43(b), the increased 𝑃𝑃 
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compensates for this effect, as expected in Equations (4.8) and (4.13), and the 
transformer efficiency for the PCT can even be improved.  
 
 
                                                  (a)                                                                (b) 
Figure 43. Transformer efficiency (R1 = 3 Ω, R2 = 6 Ω, Rload = 50 Ω) (a) SCT and (b) PCT 
 
Figure 44 shows the calculated output power. The comparison shows that the SCT 
has a higher power-driving capability, generating output power as high as ten watts, 
while the PCT has low output power below four watts under the given parasitic 
assumption. The output power is the product of the unit input power and the PCR. In the 
case of the SCT, even though the PCR is not good enough, a high input power capability 
can compensate for this low PCR. However, high output power is achievable only when 
the large unit power device can generate high enough power, as much as the input power 
handling capability of the transformer, without any stability issue. By contrast, the PCT 
has a good passive characteristic with high PCR and transformer efficiency, but because 





                                                  (a)                                                                (b) 
Figure 44. Output power (R1 = 3 Ω, R2 = 6 Ω, Rload = 50 Ω, differential class-A operation, V1/2 = 3.5 V) 
(a) SCT and (b) PCT 
 
To define the usable ranges of the two types of transformers, the input impedances, 
𝑅𝑅𝑆𝑆𝑠𝑠 , looking into the transformers in Equations (4.6) and (4.11) can be represented as 
Figure 45. The transformed load impedances in Equations (4.7) and (4.8) are desired to 
be less than the load impedance to generate lower impedance for power cells, which is 
the key role of matching. At the same time, however, the transformed load impedances 
should be larger than the parasitic series resistances; otherwise, parasitic power loss by 
this resistance may be dominant over the transferred power to the load. Therefore, the 










(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 ) < 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑                                 (4.16) 
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(𝑅𝑅2 + 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑 ) < 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑                                 (4.18) 
































Figure 47. Usable range of turn ratio (R1 = 3 Ω, R2 = 6 Ω, Rload = 50 Ω, differential class-A operation, 
V1/2 = 3.5 V) (a) SCT and (b) PCT 
 
In summary, the SCT is advantageous for its high output power generation based on 
good input power driving but shows comparably poor transformer efficiency. The 
reasonable design criterion is to have a low turn ratio, 𝐼𝐼2 /𝐼𝐼1 , close to 1 and an 
appropriate 𝑃𝑃 for a required output power based on the applications.  PAs with DATs [16, 
27, 34, 35] or figure-eight structures [36], most of which have a turn ratio of 𝐼𝐼1: 𝐼𝐼2=1:1 
and four primary windings, are good design examples within this criterion.  On the other 
hand, the PCT is efficient for watt-level PAs using a high quality passive characteristic 
and low input power driving. If possible, the turn ratio, 𝐼𝐼2/𝐼𝐼1, and 𝑃𝑃 are chosen within a 
proper range of low values to avoid unnecessary layout complexity. If the size of the unit 
power cells is limited because of stability and if only a lossy substrate such as a CMOS 
process is available, the PCT becomes a good candidate for the output network by 
providing low-input driving capability and insusceptibility to the parasitic resistance of 
the primary windings.   
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Once a required output power is given, 𝐼𝐼1 , 𝐼𝐼2 , and 𝑃𝑃 are chosen accordingly. As 
shown in Figure 44(b) and Figure 47(b), a PCT with 𝐼𝐼2/𝐼𝐼1 = 2~3, 𝑃𝑃 = 2~3 is deemed to 
be a candidate for a one- to two-watt PA design.  
 
4.3 Switching Power Amplifier Design Using Parallel Power-
Combining Transformer  
4.3.1 Transformer Design 
In the physical implementation of the PCT, non-ideal behaviors such as the effects of 
the skin effect and the proximity effect, loss resistance, substrate coupling, and parasitic 
capacitance between windings degrade performance, causing a power loss. To minimize 
the loss, a process with low metal resistance, low substrate conductivity, and larger 
distance between the metal and substrate is preferred [1, 42]. From this point of view, a 
general standard CMOS process is not considered a good candidate for on-chip 
transformers in terms of material quality. To meet such a stringent requirement of PA 
output networks using a qualitatively inferior passive structure, metal traces with very 
wide widths such as “slab inductors” for DATs [16, 27] or “power inductors” [44] have 
been used to implement high-Q passives.  
In this design, a standard 0.18-μm CMOS process with six aluminum metal layers is 
used. This process provides a top metal with a thickness of 2.34-μm and a dielectric 
thickness of 8 μm. To draw the layout of the proposed transformers, we must follow 
several design guidelines. First, adjacent metal traces should belong to different windings; 
that is, the primary winding should not neighbor the same or different primary windings; 
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however, the secondary winding should not neighbor the secondary winding itself. Both 
situations decrease self inductance and increase mutual inductance [1]. Second, the length 
of each primary winding is adjusted until all the primary windings have equal phase 
delays from the inputs of the primary windings to the ports of the secondary winding, 
which will prevent destructive current coupling. Hence, primary metal traces need to be 
interweaved so that they have equal electrical length. Third, the distance between 
opposite edges should be as far as possible to suppress negative magnetic coupling; that 
is, the shape should be similar to a regular polygon. Fourth, the ports of primary windings 
should be aligned at one edge of the layout for easy connection to unit power cells, while 
the secondary port needs to be positioned on the opposite side to maximize the distance 
between the input and output.  
In addition, physical specifications such as the outer dimension, the width of the 
metal traces, and the spacing between them are key design parameters optimizing the 
performance. The outer dimension is closely related to the inductance for mutual 
coupling, the width and thickness determine the Q of metal traces, and the spacing 
determines the dominant mechanism between capacitive coupling and magnetic coupling 
[17]. 
Based on these design guidelines and parameters, we have designed two transformers, 
2×1:2 and 3×1:2, illustrated in Figure 48. Transformers with a similar structure but 
different layouts have been studied in [1, 45]. The 2×1:2 transformer in Figure 48(a) has 
two input ports (P1, P2) and one output port (P3), while the 3×1:2 transformer in Figure 
48(b) has three input ports (P1-P3) and one output port (P4). The width and the spacing 
of the metal traces are 30 μm and 5 μm, respectively. The outer dimensions are adjusted 
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according to the size of the die and the frequency band of interest, resulting in 0.85 mm × 
0.73 mm for the 2×1:2 transformer and 0.90 mm × 0.68 mm for the 3×1:2 transformer. 





Figure 48. Proposed transformers (a) 2×1:2 PCT and (b) 3×1:2 PCT 
 







                                                             (4.20) 
and the mutual inductances and the coupling coefficients are calculated based on the 
following equations, respectively.  
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                                              (4.22) 
 
Table 7. Simulated character istics of the pr imary and secondary windings 
 
Transformer 2×1:2 3×1:2 
 Primary Secondary Primary Secondary 
Self Inductance (L1, L2) 1.89 nH 5.07 nH 1.68 nH 5.25 nH 
Resistance (R1, R2) 2.93 Ohm 5.74 Ohm 3.16 Ohm 7.29 Ohm 
Quality Factor (Q) 7.31 9.99 6.02 8.14 
Turn Ratio (N2/N1) 1.64 1.77 
Mutual Inductance (LM) 2.23 nH 1.78 nH 
Coupling Coefficient (k) 0.72 0.58 
Total Mutual Inductance (LTM)1 2.03 nH 1.85 nH 
Total Coupling Coefficient (kT)2 0.78 0.82 
Differential mode, Frequency = 1.8 GHz 
1,2 All inputs of the primary windings are excited in-phase as a single input. 
 
The frequency responses of the designed transformers when driven differentially are 
shown in Figure 49. As the frequency increases, the primary windings of the 2×1:2 
transformer differ only slightly in their magnitudes of the transmission coefficients (S31, 
S32) and phase differences, |∠(S13)− ∠(S23)|, as shown in Figure 49(a). However, in 
the case of the 3×1:2 transformer, the primary winding, P2 of Figure 48(b), suffers from 
an increasing difference in the magnitude of the transmission coefficients (S41, S42, S43) 
and the phase response, |∠(S14)− ∠(S24)|, as illustrated in Figure 49(b), which is 
partially caused by an non-equivalent layout of the primary windings, specifically the 
center primary winding, which has a different layout, and partially because of the 
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increasing effect of the interweaving capacitance as the layout becomes complicated. The 
fringing capacitance between the adjacent metal traces can be minimized when the traces 
have equal phases. The amplitude and phase errors can cause a destructive overlap of 
currents at the secondary winding, resulting in failure to achieve optimum performance. 
The best performance is expected only when all the primary windings are excited in 
synchronization. Therefore, the phase error in the 3×1:2 transformer may lead to an 
increase in the parasitic capacitance of high-frequency applications [22]. Since such a 
distributed parasitic effect is not easily detuned, the initial layout requires meticulous 
attention to detail so that this imbalanced can be minimized [1].  
 
   
                                               (a)                                                                              (b) 
 
Figure 49. Simulated transmission coefficients and phase er ror  (a) 2×1:2 PCT and (b) 3×1:2 PCT 
 
Figure 50 shows the simulated efficiencies of the transformers, 70% in a single-ended 
load and 78% in a differential mode based on the calculation of maximum available gain 
[17]. In a differential mode, a higher quality factor and broad bandwidth are expected [1, 
8]. The calculation based on Table 7 with Equations (4.8) and (4.13) provides 84% and 
80% transformer efficiencies for the 2×1:2 and 3×1:2 transformers, respectively. The 
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difference comes from an ideal assumption of the analysis, in which mutual inductance 
and coupling coefficients are not considered.  
 
 
Figure 50. Simulated transformer  efficiencies 
 
4.3.2 Switching Power Amplifier Design 
A schematic diagram of the designed CMOS PA is presented in Figure 51. The 
second driver stage and the power stage can be extended by adding the same blocks in 
parallel. In this figure, three parallel stages are shown. To obtain enough gain and power 
driving, we adopted a three-stage amplifier cascade chain. For the single-ended input and 
output, two balun functions are required at the input and output. Thus, the five key 
functional blocks are an input balun (T1), first and second driver stages, a power stage, 




For the driver amplifiers, inverters that include an NMOS-PMOS stack like M1 and 
M3 in Figure 51 are used. These driver amplifiers provide signals to the power stage with 
a maximum swing from the ground to the supply voltage without using inductor bias 
feeding, resulting in design simplification. In the case of a switching PA, only the phase 
information of signals is transferred through the PA so that the saturated driver stages can 
drive the power stage without a loss of information. Between the second driver stage and 
the power stage, each unit power cell has its own interstage matching inductor (L1-L3) to 
resonate out the gate capacitance. Since a unit power cell is a parallel connection of 
transistors, an unwanted large capacitance hinders driving of the power stages. The DC 
common mode of the driver output is the gate bias of the power stage. For 5 dBm input 








For high efficiency, a topology of the class-E switching PA family [46] is used in the 
power stage as stripped to its essentials in Figure 52. A DC supply, switch, switch-off 
bypass element, phase corrector, resonance, and load are connected in series to constitute 
a class-E PA. When the switch is on, it transfers the supplied DC current to the output 
load. When the switch is off, the switch-off bypass element takes over the role of load 
modulation. The resonance block guarantees a pure sinusoidal signal at the output load. 
For maximum efficiency, the generated voltage and current should not be overlapped 
following the class-E PA conditions [47, 48]. The phase corrector performs the role of 
fine tuning by adding a reactive phase amount until the current and voltage at the switch 
node do not overlap. Two single-ended class-E PAs are combined as a differential pair, 
the passive elements are simplified, and the final load is replaced with a transformed load 
to further reduce the number of matching elements. The final topology in Figure 52 is the 








Because of the high voltage stress of class-E PAs that occurs from the drain to the 
gate, and from the drain to the source, a protection scheme is required. Generally, a 
CMOS device can sustain only double a given supply voltage [2]. Therefore, to prevent 
the voltage stress of CMOS devices, we use a cascode topology, particularly for the 
power stage, as M9 and M11. In the simulation, the stacking of the thick-oxide 0.35-μm 
common gate (CG) and thin-oxide 0.18-μm common source (CS) can endure up to 
around 10 V, distributing the voltage stress to the CG and CS stacks as 6.2 V and 3.6 V, 




Figure 53. Simulated waveform of the power  stage 
 
At the output port, a notch filter (C6, L4) is attached in parallel to suppress the third 
order harmonic component. The chain blocks, except the input and output ports, are all 
differential operations that will double the voltage swing, achieving high output power at 
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the same supply voltage. The output transformer (T2) has input matching capacitors (C3-
C5) and an output matching capacitor (C6) for maximizing the transfer of output power.   
 
4.3.3 Measurement Results 
To verify the feasibility of the proposed power-combining transformers, we have 
fabricated two fully-integrated switching PAs with the 2×1:2 and 3×1:2 PCTs, 
respectively, in a standard 0.18-μm RF CMOS process. The 2×1:2 transformer PA in 
Figure 54(a) is 0.96 mm × 2.04 mm, and the 3×1:2 transformer PA chip with bonding 
wires in Figure 54(b) is 1.18 mm × 1.9 mm. Some critical bonding wires over the 
transformers are bonded at a right angle for minimizing unwanted magnetic coupling as 
illustrated in Figure 55. With the exception of the number of power stages, the two 
designs are similar in composition.  
Figure 56 shows the assembled measurement board. The bare chip dies are directly 
attached to the ground plane of the printed circuit board (PCB) of FR-4 using an 
electrically conductive silver epoxy. All signal and bias feeding pads are wire bonded to 
the PCB with gold bond wires. The board loss and the voltage drop of the bias cables are 
compensated for in the calculation of output power and efficiency while the loss caused 
by the bond wires is included in the experimental results. No external components are 
used for the operation. 
The measurement test bench in Figure 57 (based on Figure 23) is used for the 
characterization of the PAs. The bias voltages are set as VDDH = 3.3 V for the power 
stage and VDDL = 1.8 V for the driver stages while the input and output ports are all 
matched to 50 Ω. In Figure 58, a frequency sweep of the PAs shows a flat output power 
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and efficiency throughout the band of interest, which can cover the GSM frequency band. 
The measurement results in Figure 58(a) exhibit output powers of 31.2 dBm and 32 dBm 
for the 2×1:2 PCT and 3×1:2 PCT PAs, respectively. Thus, the increase in the output 
power according to the number of the primary windings is experimentally shown. The 
overall PAE decreases from 41% to 30%, shown in Figure 58(b), but this decrease results 
































Figure 57. Measurement test bench 
 
       
                                               (a)                                                                              (b) 
 




The measurements and simulations of the PAs are summarized in Table 8. The PAs 
show rather poor and even harmonic suppression due to an imperfect balance caused by 
the switching-mode operation.  
 
 















With 2×1:2 transformer (Measurement) 0.923 0.113 41 31.20 -20.8 -32.7 
With 2×1:2 transformer (Simulation) 0.895 0.097 43 31.3 -19.9 -34.6 
With 3×1:2 transformer (Measurement) 1.509 0.153 30 31.94 -19.1 -31.0 
With 3×1:2 transformer (Simulation) 1.466 0.125 36 32.7 -16.1 -32.7 
VDDH = 3.3 V, VDDL = 1.8 V, Input power = 5 dBm, Frequency = 1.8 GHz 
1IDDH is the current supplied to power stage by VDDH 
2IDDL is the current supplied to the 1st and 2nd driver stages by VDDL 
 
Finally, the performance of the proposed power combining technique can be 
compared with state-of-the-art CMOS PAs using the figure of merit (FoM) in [49, 50], 
properly adopted according to the size of the power-combining structures as follows: 
𝑅𝑅𝑜𝑜𝑃𝑃𝑃𝑃𝐴𝐴 = 𝑃𝑃𝑂𝑂𝑂𝑂𝑇𝑇 ∙ 𝑃𝑃𝐴𝐴𝑅𝑅 ∙ 𝑓𝑓02 ∙
(𝜆𝜆0/𝑐𝑐)2
𝐴𝐴𝑃𝑃𝐷𝐷
                                       (4.23) 
where the key specifications of PAs such as the output power (𝑃𝑃𝑂𝑂𝑂𝑂𝑇𝑇 ), 𝑃𝑃𝐴𝐴𝑅𝑅, the square of 
the operating frequency (𝑓𝑓02), and the area of the power-combining structure normalized 
to the area by the operating wavelength (𝐴𝐴𝑃𝑃𝐷𝐷 ∙ (𝑐𝑐/𝜆𝜆0)2), are described in the unit of 
[W · GHz2/mm2]. The reason for the normalization of the area by the operating 
wavelength comes from the frequency dependency of the RF and microwave structures. 
The performance of the linearity of PAs strongly depends on a given standard, so 
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determining the quantity of the characteristics is difficult. Thus, in this figure of merit, 
linearity is not considered. 
Table 9 shows the results of a comparison of various CMOS PAs with output-
combining and matching networks. While various output powers, efficiency, operating 
frequencies, and areas of matching structures are considered, the proposed structures in 
this research have the highest figure of merit, proving that the proposed method is the 
most compact and efficient power-combining method ever reported. The ever-increasing 
demand for the low-cost PA solution for cellular application requires a very compact 
output matching network while guaranteeing high output power and efficiency. Thus, this 
PCT technique can be the most optimum candidate for the market demand. 
 
Table 9. Compar ison of studies that dealt with output combining networks for  fully-integrated 
CMOS PAs based on the figure of mer it 
 
 Technique 𝑷𝑷𝑶𝑶𝑶𝑶𝑶𝑶 𝑷𝑷𝑷𝑷𝑷𝑷 𝒇𝒇𝟎𝟎 𝑷𝑷𝑷𝑷𝑷𝑷 𝑭𝑭𝑭𝑭𝑭𝑭𝑷𝑷𝑷𝑷 
This work 
PCT (2×1:2) 31.2 dBm 41 % 1.8 GHz 0.70 mm2 0.772 
PCT (3×1:2) 31.9 dBm 30 % 1.8 GHz 0.70 mm2 0.664 
[16] DAT (SCT) 33.4 dBm 31 % 2.44 GHz 1.69 mm2 0.404 
[34] TLT 32 dBm 40 % 1.9 GHz 1 mm2 0.634 
[43] Figure-8 (SCT) 24.3 dBm 27 % 5.8 GHz 0.2 mm2 0.363 
[50] LC balun 30.5 dBm 48 % 1.6 GHz 2 mm2 0.269 
[51] LC balun 23 dBm 29 % 2.45 GHz 2 mm2 0.029 





4.4 Fully-Integrated RF Front-End 
The ultimate goal of the CMOS RF PA is the full integration of the transceiver. As an 
initial step toward this goal, a CMOS front-end is introduced in this section. The front-
end block includes a PA, a switch, and an LNA, highlighted in Figure 59.  Except for the 




















Figure 59. Block diagram of RF front-end in a direct-conversion transceiver   
 
4.4.1 CMOS RF Power Amplifier Design 
The design of a CMOS PA follows the procedures described in Section 4.3 of this 
chapter. Only a slight modification is required in the schematic and layout of the 
designed PA. Figure 60 shows the schematic diagram of the front-end. The designed PA 
uses a 2×1:2 PCT for output power combining. The output port of the PA is connected to 
the transmitting arm of the switch. For the purpose of tuning, a parallel capacitor, used 
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between the PA and the switch, works as an LC notch filter with the bond wire. The 
expected performance of the PA is plotted in Figure 61 with a 3.3-V bias supply at a 1.8 
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Figure 61. Simulated PA per formance in the front-end  
 
4.4.2 CMOS Antenna Switch Design 
Since the antenna switch is located right after a high power generating PA, a high 
power handling capability is a necessity in antenna switch design. The issue of high 
power handling is even more important when using CMOS technology. Similar to that of 
the CMOS RF PA, a CMOS switch suffers from the existence of a junction diode, a low 
breakdown voltage, and a substrate with low resistivity [52]. In this antenna switch 
design, two techniques are mainly used for high power handling: a resistive body-floating 
technique that prevents junction diodes from turning on after a high voltage swing [53], 
and an adaptive voltage distribution method that shares the voltage stress burden among 
the four stacked transistors in the receiving arm [54]. The measured power handling 
capability of the switch is 33 dBm input power P0.3dB (input power for 0.3 dB output 
compression point). The insertion losses of the transmitting and receiving switches are 
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1.4 dB and 1.8 dB at 1.9 GHz, respectively. The second and third harmonic components 
are suppressed as much as -50 dBc and -60 dBc, respectively.  
 
4.4.3 Measurement Results 
The microphotograph of the fully-integrated RF front-end is shown in Figure 62. The 
front-end consists of a PA, a switch, and an antenna implemented by 0.18-µm standard 
CMOS process.  The target application of this structure is a GSM application in which 
the FDD and TDD operation of transmitting and receiving slots can alleviate the burden 
of isolation. However, the isolation between them is still very important in general. By 
placing deep trench isolation between the blocks can solve the P-substrate coupling, but it 
is not provided in this bulk CMOS technology. Instead, a P-substrate guard around each 
block with a width of 50 µm is used for the basic isolation. Quantification of isolation 
should be further studied to generalize the isolation techniques of the RF front-end.  
Figure 63 shows the measured output power and PAE.  The saturated output power is 
30 dBm, and the peak PAE is 35% at the antenna port.  Figure 64 explains the amount of 
degradation from the PA to the antenna port. An observed 1-2 dB output drop and around 
10% PAE degradation are well expected from the loss of the antenna switch.  In addition, 
the harmonic suppression of the antenna switch can help minimize the leakage of the PA 
harmonic into the air interface by -50 dBc and -60 dBc harmonic suppressions for the 
second and third harmonics, respectively. The measured harmonic levels at 2 GHz are 























Figure 65. Measured har monic per formance of the front-end at 2 GHz 
 
4.5 Conclusion 
This section of the thesis thoroughly analyzes and compares two types of transformer 
output networks for impedance matching and power combining in CMOS PAs, SCT and 
PCT, and then introduces the effect of the parasitic resistance of the primary windings 
and the turn ratios as factors that limit their power-combining capability. The analysis 
shows that SCTs have a good power-driving capability, but they suffer from 
susceptibility to parasitic resistance; and PCTs enable efficient power combining with 
good passive characteristics and reduced output driving. Two kinds of PCTs, the 2×1:2 
and 3×1:2 transformers, are adopted for the design of watt-level class-E fully-integrated 
PAs using a standard 0.18-μm CMOS process. While the PA with the 2×1:2 PCT 
achieves 31.2-dBm output power with 41% PAE, that with the 3×1:2 PCT delivers 31.9-
dBm output power with 30% PAE at 1.8 GHz for a 3.3-V power supply. This analysis 
then integrates one of the designed PAs with an LNA and an antenna switch to 
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implement a watt-level RF front-end. The RF front-end can generate 30-dBm output 
power and provide high harmonic suppression performance of more than 50 dBc for a 
GSM application at 2 GHz, realizing the first watt-level RF front-end ever reported. 
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CHAPTER 5    






The advances in high data-rate modulations with a large PAR have forced PAs to 
operate at a power back-off below the 1dB compression point. Since the efficiency of 
general PAs decreases as output power decreases, enhancing the efficiency at the power 
back-off to minimize the waste of supplied DC power and lengthen battery life in mobile 
devices can be beneficial.  
The design of a linear PA in the back-off area considering the efficiency of the PA 
necessitates a good understanding of the efficiency characteristic in the back-off area. 
Section 5.2 of this chapter describes the analytical aspects of back-off efficiency, 
including the effect of mismatch for linear PAs such as class-A, class-AB, and class-B 
PAs. In Section 5.3, a fully-integrated linear CMOS PA using a 0.18-μm CMOS process 
is presented. For power combining and discrete power control, the PCT mentioned in 
Chapter IV is used [55]. The PA achieves a peak output power of 31 dBm and a peak 
drain efficiency of 33% at 2.4 GHz. By the discrete power control of the PA, the 
reduction in current consumption is successfully demonstrated within the EVM 
requirements of WLAN and WiMAX applications.  Finally, conclusive remarks follow in 
Section 5.4.  
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5.2 Efficiency at Power Back-off  
5.2.1 Efficiencies of Linear Power Amplifiers 
For an analysis of back-off efficiency, the typical linear PA such as that illustrated in 
Figure 66 is provided. The transistor is biased by the RF choke, and the generated voltage 
signal is a pure sinusoidal by the tank block at the fundamental frequency. By assuming 
an infinite quality factor of the tank, no harmonic components can be generated, even 
with a finite 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑𝑙𝑙𝑆𝑆𝑠𝑠𝑒𝑒 . The matching network has no loss such that the efficiency in the 





















Figure 66. A simplified linear  PA topology  
 
Figure 67 shows the loadline analysis of the PA in Figure 66.  This PA operates at a 
reduced conduction angle working as a class-AB PA.  In the following analysis, it is also 
assumed that the knee voltage, 𝑉𝑉𝑠𝑠 , is negligible for the simplicity of the derivation. 
According to the assumption, the fundamental voltage amplitude, 𝑉𝑉1, and the bias point, 
𝑉𝑉𝑄𝑄, are equal in value.  While the voltage swing has only fundamental components, the 
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current swing is clipped by the limited conduction angle, 𝛼𝛼, for a chosen loadline so that 
some harmonic components are generated.  For the calculation of the fundamental output 


















Figure 67. Loadline analysis of a PA at a reduced conduction angle 
 
With Fourier analysis of the given current waveform, current components such as the 
DC, the fundamental, and harmonics can be generated as follows: 






                         (5.1) 






< 𝑗𝑗 < 𝜋𝜋                                       (5.2) 
From the relation 𝑆𝑆𝐷𝐷(𝛼𝛼/2) = 0, Equation (5.1) can be simplified as  
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𝑆𝑆𝐷𝐷(𝑗𝑗) = 𝐼𝐼𝑚𝑚𝑚𝑚𝑚𝑚 ∙
cos 𝑗𝑗 − cos �𝛼𝛼2�







                             (5.3) 
Applying Fourier series expansion of the even function, Equation (5.3),  
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cos𝑗𝑗 − cos �𝛼𝛼2�
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𝛼𝛼/2
−𝛼𝛼/2
∙ cos(𝑠𝑠𝑗𝑗) ∙ 𝑑𝑑𝑗𝑗                          (5.6) 
where 𝑠𝑠 = 1,2,3, …, the positive integer numbers.  
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��       (5.7) 
The equation indicates that the higher order degrades the magnitudes of the current. Thus, 
the second and third harmonic terms have a more serious impact on PA design while the 
other higher-order terms naturally fade out. 
For the fundamental output power and its efficiency, 𝐼𝐼𝐷𝐷𝐷𝐷  and 𝐼𝐼1  can more 
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1 − cos �𝛼𝛼2�
                                                  (5.9) 
Figure 68 shows the current waveforms of various classes along the conduction angle. 
In this research, PAs with a conduction angle can be classified as class A (𝛼𝛼 = 2𝜋𝜋), 
shallow class AB (3𝜋𝜋/2 ≤ 𝛼𝛼 < 2𝜋𝜋), deep class AB (𝜋𝜋 < 𝛼𝛼 ≤ 3𝜋𝜋/2), class B (𝛼𝛼 = 𝜋𝜋), 
and class C (𝛼𝛼 < 𝜋𝜋). Because of its high fundamental signals with reduced DC energy, 
the design of linear PAs focuses on class AB. For increased efficiency, a reduced 









Figure 69 shows that the highest output power can be expected for the class-AB 













2 �2 ∙ sin �𝛼𝛼2� − 𝛼𝛼 ∙ cos �
𝛼𝛼
2��
                       (5.10) 
where 𝑃𝑃1 is the fundamental output power, 𝑃𝑃𝐷𝐷𝐷𝐷  is the DC power supplied to the PA, and 
𝑉𝑉1  is the amplitude of the fundamental signal. For a narrower conduction angle, the 
power capability deteriorates, seriously marring the narrow conduction angle in PA 




Figure 69. Output power  and efficiency capability as a function of the conduction angle 
 
For maximum efficiency characteristics of a PA, it would be beneficial to run the PA 
in class B or deep class AB for low input power while the PA is operating as shallow 
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class AB for strong power capability for high input power, as conceptually represented in 
Figure 70. Such a class shift is also beneficial for linearity enhancement, but at a cost of 




Figure 70. Conceptual class shift by bias adaptation 
 
For optimum matching with a various conduction angle, the optimum load impedance 









1 − cos �𝛼𝛼2�
                                        (5.11) 
The optimum load impedance is normalized to that of class-A PA, 𝑅𝑅𝑂𝑂𝑃𝑃𝑇𝑇 = 𝑉𝑉1/(𝐼𝐼𝑚𝑚𝑚𝑚𝑚𝑚 /2), 
shown as Figure 71. The optimum load is not constant for conduction angles so the 
adjustment of the loadline along the conduction angle can improve the output power 





















    
(a)                                                                                      (b) 
 
Figure 71. Optimal loadline as a function of the conduction angle (a) the 0~2𝜋𝜋 range and  
(b) zoomed view for the 𝜋𝜋 ~2𝜋𝜋 range 
 
5.2.2 Efficiencies in the Back-off Area 
When a back-off of an output power is defined as 𝐵𝐵𝑂𝑂𝑃𝑃 in dB, the back-off of the 
current and voltage magnitude, 𝐵𝐵𝑂𝑂𝑃𝑃, in this analysis can be defined as  
𝐵𝐵𝑂𝑂𝑃𝑃(V/V or A/A) = �10
𝐵𝐵𝑂𝑂𝑃𝑃 (dB)
10                                         (5.12) 





                                                           (5.13) 
𝑉𝑉1,𝐵𝐵𝑂𝑂 = 𝐼𝐼1,𝐵𝐵𝑂𝑂 ∙ 𝑅𝑅𝑂𝑂𝑃𝑃𝑇𝑇 =
𝑉𝑉1
𝐵𝐵𝑂𝑂𝑃𝑃
                                             (5.14) 















1 − cos �𝛼𝛼2�
                      (5.15) 
and the DC power is  
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1 − cos �𝛼𝛼2�
               (5.16) 
Thus, the efficiency in the back-off area with an optimum impedance condition can 












                 (5.17) 
and plotted in Figure 72.  
 
     
(a)                                                                                     (b) 
 
Figure 72. Efficiency in the power  back-off (a) efficiency as a function of the conduction angle and  
(b) efficiency as a function of the power  back-off 
 
If the optimum load line condition cannot be satisfied, mismatch between the device 
and the matching block occurs. The mismatch can be symbolized as a reflection 




                                                  (5.18) 
Thus, 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑𝑙𝑙𝑆𝑆𝑠𝑠𝑒𝑒  can be expressed in terms of 𝑅𝑅𝑂𝑂𝑃𝑃𝑇𝑇 and 𝛤𝛤𝑚𝑚  as follows: 
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𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑𝑙𝑙𝑆𝑆𝑠𝑠𝑒𝑒 = 𝑅𝑅𝑂𝑂𝑃𝑃𝑇𝑇 ∙
1 − 𝛤𝛤𝑚𝑚
1 + 𝛤𝛤𝑚𝑚
                                               (5.19) 




                                                          (5.20) 
𝑉𝑉1,𝐵𝐵𝑂𝑂𝑚𝑚 = 𝐼𝐼1,𝐵𝐵𝑂𝑂𝑚𝑚 ∙ 𝑅𝑅𝑙𝑙𝑜𝑜𝑚𝑚𝑑𝑑𝑙𝑙𝑆𝑆𝑠𝑠𝑒𝑒                                                (5.21) 
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                                                                    (5.25) 
= peak efficiency ∙ power back-off ∙ load mismatch      (5.26) 
The mismatched load can degrade the efficiency performance following Equation 
(5.25). For example, if a PA is originally matched to a class-A condition and the load is 
mismatched by running the PA in the class-AB condition, the optimum loadline would 
deviate from the original optimum loadline by 7%, as shown in Figure 71(b). Thus, 
𝛤𝛤𝑚𝑚 = 0.036 is the measure of the reflection caused by the mismatch. The results in Figure 
72 are then adjusted by the mismatch condition plotted in Figure 73. While efficiency 





    
(a)                                                                                      (b) 
 
Figure 73. Efficiency degradation by a mismatched load (𝚪𝚪x=0.036) at the power  back-off 
(a) efficiency as a function of the conduction angle and  
(b) efficiency as a function of the power  back-off 
 
From Equation (5.25), it can be derived that the back-off efficiency with mismatch is 
a direct multiplication of the peak efficiency, 𝜂𝜂, the inverse of the magnitude back-off, 
𝐵𝐵𝑂𝑂𝑃𝑃 , and the voltage standing wave ratio at the matching node, (1 − 𝛤𝛤𝑚𝑚)/(1 + 𝛤𝛤𝑚𝑚) . 
Usually, 𝐵𝐵𝑂𝑂𝑃𝑃 is determined by the signal characteristics, and designers should focus on 
maximizing peak efficiency and minimizing the mismatch at the matching node for a 
maximum efficiency.  
Thus, for a linear PA design, class-AB PA is a reasonable choice for high output 
power and reasonably high efficiency. Furthermore, a mismatch condition of a matching 
network can cause an additional efficiency drop such that the bias condition of the PA 
should be shifted to a deep class-AB area further than what is expected for a perfect 




5.3 Linear Power Amplifier Design Using Discrete Power Control 
5.3.1 Discrete Power Control of Parallel Amplification 
Studies pertaining to the topologies of PAs combined in parallel have been conducted 
for the purpose of increasing efficiency in low output power range [36, 51, 56]. As shown 
in Figure 74, the unit PAs are turned on independently and the turned-off PAs are isolated 
from the output at the power-combining block.  In [56], a PMOS AC ground path and a 
quarter-wave transmission line are used for matching and isolating each unit PA. In [51], 
LC baluns are effectively exploited for matching and power combining. However, both 
schemes require bulky and complicated structures that consume large die areas. If a 
transformer is used instead, impedance-matching and power-combining functions can be 
concurrently incorporated in the transformer. Transformers in series for parallel 
amplification and discrete power control are shown in [36]. 
 
  
(a)        (b) 
 
Figure 74. Design concept of the proposed PA: (a) block diagram of the PA and  

















For the same purpose, transformers in parallel can also be used to condense the layout 
of the transformers as shown in Figure 75. The primary and secondary pairs are 
magnetically coupled and physically detached to isolate the turned-off unit PAs while 
also performing impedance matching and power combining [55]. In addition to the 
reduction in the current consumption by controlling the number of turned-on unit PAs, 
the bias adaptation of VG1 in Figure 75 can also help the current reduction by shifting the 
operating class of the PA from shallow class AB to deep class AB until the quiescent 
current of the PA is minimized. 
 
5.3.2 Linear Power Amplifier Design 
The overall schematic diagram of the proposed PA is shown in Figure 75. The PA 
consists of the input balun, the driver stage, interstage matching, the power stage, and 
PCT. The two-stage topology is adopted to provide enough gain. To minimize ground 
bouncing and the bond wire effect, a differential topology is used. In addition, the driver 
and power stages are designed in a cascode topology so that excessive voltage stress on 
CMOS devices, which are prone to breakdown under high voltages [27], can be 
prevented. Each power stage is a stack of 0.35 μm thick-oxide transistors for the 
common-gate (CG) stages, M2, and 0.18 μm thin-oxide transistors for common-source 
(CS) stages, M1, distributing the voltage stress [55]. The widths of each CG and CS 
stages are 4096 μm (8 × 64 fingers × 8 μm width) and 3072 μm (24 × 16 fingers × 8 μm 
width), respectively. Both the driver and power stages are biased in class AB for linearity 
and good efficiency. According to the concept of discrete power control, three identical 
unit PAs are combined in parallel using a PCT [55]. Each PA unit is independently 
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controlled by the ports for the gate of the CS and CG stages, VG1 and VG2, respectively. 
The PCT is composed of three primary windings and one secondary winding all with 1:2 
turn ratios. The windings are 30 μm wide and 2.34 μm thick, and the gap between them is 
5 μm. They are interwoven as shown in the layout in Figure 75. The total transformer size 
is 900 μm × 600 μm. When it is excited differentially, the simulated insertion loss is 1.05 
dB (transformer efficiency of 78.5%) at 2.4 GHz. For optimization, the capacitors CIN 










5.3.3 Measurement Results 
A photograph of the implemented PA using a standard 0.18 μm CMOS process is 
shown in Figure 76.  The die area, including the wire-bonding pads, is 1200 μm × 1650 
μm. For an accurate measurement, the die is attached onto a PCB board with 50-Ohm 
input and output terminations.  The PCB and cable losses are de-embedded while the loss 




Figure 76. Layout of the proposed PA. 
 
With VDD = 3.3 V, VG2 = 2.4 V, and varying VG1 as 0.6 V (PA1 only), 0.65 V 
(PA1+PA2), and 0.7 V (PA1+PA2+PA3) by external power supplies, an example of 
efficiency enhancement can be plotted as shown in Figure 77. The efficiency 
improvement in the back-off range can be observed between the 10 dBm and 25 dBm 
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output powers.  The peak output power is 31 dBm, and the drain efficiency of the power 
stage is 33% (with an overall PAE of 27%).  If the operation mode is changed, the gain 
can vary in steps, as indicated in Figure 77, but the gain is still more than 20 dB even for 




Figure 77. Gain and efficiency var iation according to discrete power  control 
 
The linearity performance of the PA depends on the requirements of the input 
modulation signals. The performance for digital modulations was evaluated by applying 
WLAN 802.11g 54Mbps 64QAM OFDM (EVM limit < –25 dB) and WiMAX 802.16e 
54Mbps 64QAM OFDM (EVM limit < –31 dB) signals at 2.4 GHz, and discrete power 
control is executed according to the linearity specifications. Initially, only one unit PA, 
which guarantees the minimum quiescent current of 130 mA and the minimum linearity 
requirement, is turned on. Compared to the quiescent current 780 mA of the fully turned-
on PA, one unit PA can save more than 650 mA of the current consumption in the low 














































output power range. When the PA that is first turned on reaches the point at which the 
linearity requirement is violated with the input increase, the second unit PA is turned on. 
In this manner, the low quiescent current can be maintained in the low power range while 
the linearity requirement is satisfied in the high power range by supplying more current. 
In accordance with the power control, the EVM tendency, exhibiting a saw-like shape, 
does not exceed the limit governed by the requirements.   
The maximum linear output power is 22 dBm for the WLAN and 18 dBm for the 
WiMAX signals, shown in Figure 78(a) and (b). The stringent linearity requirement of 
the WiMAX signal forces the second unit PA to turn on in the lower output power range 
of close to 4 dBm while the WLAN signal extends the turn-on point of the second unit 
PA to 10 dBm output power. For maximum current reduction at the power back-off, the 
requirements of linearity should be a criterion for discrete power control.  
The measured performance results of the fully-integrated CMOS PAs with discrete 
power control agree well with the simulation results. In Table 10, the CMOS PAs in this 
study are compared with other reported fully-integrated CMOS PAs both with parallel 
amplification, [36] and [51], and without it [13]. This work achieves comparable 










Figure 78. Discrete power  control with EVM (2.4 GHz) (a) the 802.11g WLAN 54 Mbps 64 QAM 






Table 10. Per formance summary and compar ison with other  fully-integrated CMOS PAs 
 
Reference 


















0.18 2.4 3.3 27/31 10/33 2.0 AB WLAN, 
WiMAX No mode control 5/33 -- 
[13] 0.18 2.4 3.3 --/24.5 12/31 ‡ 1.7 AB WLAN 
[36] 0.13 2.4 1.2 --/27 --/32 2.0 AB WLAN 
[51] 0.13 2.45 1.5 --/23 32/42 5.5 BE Bluetooth 
† Drain efficiency, ‡ PAE 
 
5.4 Conclusion 
This chapter presents a fully-integrated linear PA in a 0.18 μm CMOS process with 
discrete power control. By using a transformer with multiple primaries in parallel coupled 
with a single secondary and an adaptive gate bias control scheme, it efficiently 
implements the discrete power control of the PA.  The efficiency at power back-off is 
enhanced by reducing the current consumption by more than 650 mA. A maximum 
output power of 31 dBm and a peak drain efficiency of 33% are observed with a 3.3 V 
power supply at 2.4 GHz. Maximum linear output power can be achieved of up to 22 




CHAPTER 6    




6.1. Technical Contributions and Achievements 
Over the past several years, we have observed improvements in CMOS RF PAs in 
both academic and wireless market arenas. Although the profits garnered by CMOS RF 
PAs are still insignificant when compared to those derived from compound 
semiconductors, the products of powerhouses in the market, the possibilities for 
integration and low-cost advantages are inducing more and more design efforts in this 
field.  
For the purpose of developing CMOS RF PAs in wireless mobile communications, 
this research shows both the theoretical contributions and the successful implementation 
of fully-integrated CMOS RF PAs and a fully-integrated CMOS RF front-end. The 
achievements can be summarized as follows: 
 A highly efficient and compact power-combining method has been developed. The 
power-combining mechanism was successfully analyzed based on simple transformer 
models, and the dominant loss factor of the structure, specifically the primary 
winding resistances of transformers, was also presented. The theoretical backgrounds 
of both series- and parallel-combining methods were compared and some design 
parameters for required output power were suggested as guidelines.  
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 A successful implementation of two fully-integrated switching PAs for a GSM 
application was demonstrated using a 0.18-μm CMOS process, yielding PAs with 
31.2 dBm output power with 41% PAE, and 31.9 dBm output power with 30% PAE. 
Through the measured PAs, the feasibility of the suggested power-combining method 
was experimentally proven. The technique, the most compact method ever reported 
with regard to output power, efficiency, and the form factor of output matching and 
the power-combining structure, achieves the best figure-of-merit among all reported 
CMOS RF PAs. 
 The first fully-integrated CMOS RF front-end ever reported for a watt-level 
application was realized using a 0.18-μm CMOS process. The front-end consists of 
an RF PA, an RF switch, and an LNA. The front-end can generate 30 dBm output 
power and good harmonic suppression of more than 50 dBc at 2 GHz operation.  
 Comprehensive efficiency characteristics in linear PAs, including the conduction 
angle, power back-off, and load mismatch, have been analyzed. Throughout this 
analysis, the dominant efficiency degradation caused by power back-off and the 
allowable ranges of mismatch were presented. This analysis forms the basis of 
efficiency enhancement techniques in the power back-off area.  
 Fully-integrated linear PAs for WLAN and WiMAX applications were successfully 
implemented using a 0.18-μm CMOS process. This PA achieved the highest output 
power, 31 dBm, for 2.4 GHz applications reported, and the low-power current saving 
of more than 650 mA was successfully demonstrated while achieving the linearity 




6.2. Future Research Directions 
The design techniques of CMOS RF PAs for wireless communications are not yet 
fully mature. Several issues such as low power, efficiency, and linearity of CMOS RF 
PAs compared to those of their counterparts, compound semiconductor PAs, must be 
addressed. To overcome these problems, researchers in both academia and industry must 
devote considerable effort. Moreover, such efforts should create the impetus for 
constructive endeavors that respond to the requirements of future communication needs.  
The first challenge in the development of a future RF PA is to ensure a sufficient 
supply of power. The current power supply of mobile terminals is approximatley 3 V. 
However, the change in power management techniques will require a lower supply 
voltage for all components with no exception allowed for PAs. Since wireless 
communication standards require a certain amount of power for each application, a lower 
supply leads to a higher current driving capability to obtain the same output power as that 
in the original supply. While the breakdown issue may be alleviated, large power cells 
can increase parasitic elements and lower efficiency due to the limited voltage swings.  
Second, for high-data rate communications, highly-linear PAs will be welcomed in 
the future. Such a trend can already be observed for WLAN, WiMAX, and LTE 
standards, in which OFDM signals with high PAR are used. Thus, PAs should show high 
linearity performance with high efficiency. For a more thorough understanding of 
nonlinearity characteristics, rigorous analysis of nonlinearity in CMOS devices should be 
carried out. In addition, linearity and efficiency enhancement techniques must be in a 
compact form so that they can be easily adapted to compact mobile terminals.  
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Moreover, for easy roaming service, multi-mode and multi-band standards should be 
covered by either one PA with adaptive matching techniques or an array of PAs. Both 
cases necessitate near-perfect switching techniques in bulk CMOS technology [57].  
Finally, the integration of a PA with a transceiver that contains all functions must be 
realized in cellular applications. Typically, the higher output power of cellular 
applications requires better isolation techniques, particularly for receiving front-end and 
other noise-susceptive blocks.  
On a final note, with CMOS technology fostered by the demands of highly-linear 
performance, the PA industry will achieve unparalleled sophistication. Thus, despite all 
the changes and demands, PA designers, rather than limiting their knowledge and 
understanding to the very basic RF area, should expand their sights to the analog and 
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